← Back to Patent Explorer
US4775645A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of producing a flat LED panel display

Assignee: Victor Company of Japan Ltd
•
Filing: 1986-09-15
•
Granted: 1988-10-04
•
Expires: 2006-09-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A flat LED panel display with LED elements arranged in a high density and a method of producing such a display are disclosed. A conductive layer is deposited on a ceramic substrate and bonded to one surface of an LED wafer by a conductive paste. A plurality of electrodes are arranged on the other surface of the LED wafer in rows and columns to define a two-dimensional pattern. Slits are formed along the rows or the columns each to a depth which extends from the other surface of the LED wafer to the ceramic substrate. Other slits are formed perpendicular to the first-mentioned slits each with a depth which extends from the other surface of the LED wafer to a position deeper than it but short of the ceramic substrate.

Inventors

  • 👤 Kazumine Kurata
  • 👤 Hideo Tsujikawa
  • 👤 Hiroshi Nakamura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 07:33
CPC Classifications
H; H10; H10H; H10H29/00; H10H29/10; H10H29/14; H10H29/142; H10H20/00; H10H20/01; H10H20/011; H10H20/013; H10H20/80; H10H20/81; H10H20/813; H10W; H10W72/00; H10W72/851; H10W72/874; H10W72/884; H10W90/00; H10W90/701; H10W90/751; H10W90/753; Y; Y10; Y10S; Y10S148/00; Y10S148/028

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 212 words
A method of producing a flat light emitting diode (LED) display, comprising the steps of: (a) providing an insulative substrate on at least one surface of which a conductive layer is formed; (b) forming a p-n junction LED wafer having one p-type crystal surface and one n-type crystal surface; (c) applying a plurality of electrodes to said p-type crystal surface at a predetermined pitch and in rows and columns to define a predetermined two-dimensional pattern; (d) bonding the conductive layer on the insulative substrate and the n-type crystal surface of the LED wafer; (e) forming a plurality of first slits each extending along one of the rows and columns of the two-dimensional pattern, each of the first slits having a depth which extends from said p-type crystal surface of the LED wafer to the depth of the insulative substrate; and (f) forming a plurality of second slits each extending along the other of the rows and columns of the two-dimensional pattern, each of the second slits having a depth which extends from said p-type crystal surface of the LED wafer to a depth greater than the p-n junction but short of the insulative substrate, whereby said n-type crystal surface continuously contacts said conductive layer along said one of said columns and rows.
Claim 2
Independent Claim 212 words
A method of producing a flat light emitting diode (LED) display, comprising the steps of: (a) providing an insulative substrate on at least one surface of which a conductive layer is formed; (b) forming a p-n junction LED wafer having one p-type crystal surface and one n-type crystal surface; (c) applying a plurality of electrodes to said p-type crystal surface at a predetermined pitch and in rows and columns to define a predetermined two-dimensional pattern; (d) bonding the conductive layer on the insulative substrate and the n-type crystal surface of the LED wafer; (e) forming a plurality of first slits each extending along one of the rows and columns of the two-dimensional pattern, each of the first slits having a depth which extends from said p-type crystal surface of the LED wafer to the depth of the insulative substrate; and (f) forming a plurality of second slits each extending along the other of the rows and columns of the two-dimensional pattern, each of the second slits having a depth which extends from said p-type crystal surface of the LED wafer to a depth greater than the p-n junction but short of the insulative substrate, whereby said n-type crystal surface continuously contacts said conductive layer along said one of said columns and rows.
Claim 3
Dependent Claim 48 words
A method as claimed in claim 1, wherein the step (d) comprises the steps of (g) applying a conductive paste to the conductive layer and (h) pressing said other surface of the LED wafer to the conductive paste and then heating the LED wafer and the conductive paste.
Claim 4
Dependent Claim 15 words
A method as claimed in claim 1, wherein the step (d) is effected by solder.
Claim 5
Dependent Claim 15 words
A method as claimed in claim 1, wherein the step (d) is effected by eutectic.
Claim 6
Dependent Claim 21 words
A method as claimed in claim 1, wherein the steps (e) and (f) are effected by a rotary disc type cutter.
Claim 7
Dependent Claim 18 words
A method as claimed in claim 1, wherein the steps (e) and (f) are effected by a laser.
Claim 8
Dependent Claim 18 words
A method as claimed in claim 1, wherein the steps (e) and (f) are effected by photolithographic processes.
Claim 9
Dependent Claim 19 words
A method as claimed in claim 1, wherein the steps (e) and (f) are effected by a wire saw.
Claim 10
Dependent Claim 15 words
A method as claimed in claim 1, wherein the insulative substrate comprises a ceramic substrate.
Claim 11
Dependent Claim 24 words
A method as claimed in claim 1, wherein the LED wafer comprises at least one of the group comprising GaP, GaAsP, GaAls and GaAs.

References Cited (Backward Citations)

US4236296A Cited
US4275404A Cited
US4538342A Cited
JPH102590A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-10-04 1992-04-04 1992-10-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-10-04 1996-04-04 1996-10-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-10-04 2000-04-04 2000-10-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag