US5089431A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a semiconductor device including a static induction transistor
Assignee: US Philips Corp
•
Filing: 1990-09-19
•
Granted: 1992-02-18
•
Expires: 2010-09-19
Abstract
Abstract A semiconductor device (10) is formed by providing first and second semiconductor bodies (1 and 11) each having first and second major surfaces (2 and 3) and (12 and 13), respectively, defining a rectifying junction pattern (21) adjacent to at least one (12) of the first major surfaces, and bonding the first major surfaces (2 and 12) together to join the two semiconductor bodies (1 and 11) to form the semiconductor device (10) in which the rectifying junction pattern 21 defines a path for the flow of charge carriers between the second major surfaces. The rectifying junction pattern (21) is defined at the one first major surface (12) by an electrically conductive pattern (20) forming a Schottky junction (21) with at least one of the first and second semiconductor bodies (1 and 11).
Inventors
- 👤 John A. G. Slatter
- 👤 Henry E. Brockman
- 👤 Jan Haisma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 02:31
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/012; H10D12/00; H10D12/211; H10D30/202; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/60; H10D64/64; H10P; H10P10/00; H10P10/12; H10P10/128; Y; Y10; Y10S; Y10S148/00; Y10S148/012
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
210 words
A method of manufacturing a semiconductor device comprising the steps of providing first and second semiconductor bodies having first and second major surfaces, defining a rectifying junction pattern adjacent to at least one of the first major surfaces and bonding the first major surfaces together to join the two semiconductor bodies to form a structure in which the rectifying junction pattern defines a path for the flow of charge carriers between the second major surfaces, characterized by defining the rectifying junction pattern by forming at the one first major surface an electrically conductive pattern forming a Schottky junction with at least one of the first and second semiconductor bodies, further characterized by defining the electrically conductive pattern by forming one or more grooves in the one first major surface and providing electrically conductive material in at least one of the grooves, further characterized by defining the electrically conductive pattern as an electrically conductive grid, and further characterized by providing the first and second semiconductor bodies of one conductivity type, and by providing electrical contact to the electrically conductive pattern by forming a highly doped region of the opposite conductivity type extending through one of the first and second semiconductor bodies to form an ohmic contact with the electrically conductive pattern.
Claim 2
Independent Claim
210 words
A method of manufacturing a semiconductor device comprising the steps of providing first and second semiconductor bodies having first and second major surfaces, defining a rectifying junction pattern adjacent to at least one of the first major surfaces and bonding the first major surfaces together to join the two semiconductor bodies to form a structure in which the rectifying junction pattern defines a path for the flow of charge carriers between the second major surfaces, characterized by defining the rectifying junction pattern by forming at the one first major surface an electrically conductive pattern forming a Schottky junction with at least one of the first and second semiconductor bodies, further characterized by defining the electrically conductive pattern by forming one or more grooves in the one first major surface and providing electrically conductive material in at least one of the grooves, further characterized by defining the electrically conductive pattern as an electrically conductive grid, and further characterized by providing the first and second semiconductor bodies of one conductivity type, and by providing electrical contact to the electrically conductive pattern by forming a highly doped region of the opposite conductivity type extending through one of the first and second semiconductor bodies to form an ohmic contact with the electrically conductive pattern.
Claim 3
Dependent Claim
55 words
A method according to claim 1, further characterised by providing each of the first and second semiconductor bodies as a relatively highly doped layer adjacent the second major surface and a relatively lowly doped layer of the same conductivity type adjacent the first major surface and providing electrically conductive contacts on the second major surfaces.
Claim 4
Dependent Claim
59 words
A method according to claim 1, further characterised by bonding the first major surfaces by mirror polishing the first major surfaces to form optically flat activated surfaces, bringing the polished surfaces into contact to establish bonding between the first major surfaces and subjecting the joined bodies to a heat treatment to strengthen the bond between the first major surfaces.
Claim 5
Dependent Claim
58 words
A method according to claim 1, further characterised by providing the first and second semiconductor bodies as silicon bodies and by forming the electrically conductive pattern by depositing a material selected from the group consisting of molybdenium silicide, tungsten silicide, titanium silicide, tungsten nitride, hafnium nitride and a composite comprising layers of tungsten, titanium nitride and titanium silicide.
Claim 6
Independent Claim
165 words
A method of manufacturing a semiconductor device comprising the steps of providing first and second semiconductor bodies each having first and second major surfaces, defining a rectifying junction pattern adjacent to at least one of the first major surfaces, and bonding the first major surfaces together to join the two semiconductor bodies to form a structure in which the rectifying junction pattern defines a path for the flow of charge carriers between the second major surfaces, characterized by defining the rectifying junction pattern by forming at the one first major surface an electrically conductive pattern forming a Schottky junction with at least one of the first and second semiconductor bodies, further characterized by providing the first and second semiconductor bodies of one conductivity type and by providing electrical contact to the electrically conductive pattern by forming a highly doped region of the opposite conductivity type extending through one of the first and second semiconductor bodies to form an ohmic contact with the electrically conductive pattern.
Claim 7
Independent Claim
165 words
A method of manufacturing a semiconductor device comprising the steps of providing first and second semiconductor bodies each having first and second major surfaces, defining a rectifying junction pattern adjacent to at least one of the first major surfaces, and bonding the first major surfaces together to join the two semiconductor bodies to form a structure in which the rectifying junction pattern defines a path for the flow of charge carriers between the second major surfaces, characterized by defining the rectifying junction pattern by forming at the one first major surface an electrically conductive pattern forming a Schottky junction with at least one of the first and second semiconductor bodies, further characterized by providing the first and second semiconductor bodies of one conductivity type and by providing electrical contact to the electrically conductive pattern by forming a highly doped region of the opposite conductivity type extending through one of the first and second semiconductor bodies to form an ohmic contact with the electrically conductive pattern.
References Cited (Backward Citations)
GB1536545A
Cited
US4181542A
Cited
US4451843A
Cited
US4468683A
Cited
US4638552A
Cited
US4674174A
Cited
EP0190508A2
Cited
EP0211353A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-02-17 | 1995-08-19 | 1996-02-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-02-17 | 1999-08-19 | 2000-02-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-02-17 | 2003-08-19 | 2004-02-18 | $7700.00 | Window Closed / Lapsed |