← Back to Patent Explorer
US5084419A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing semiconductor device using chemical-mechanical polishing

Assignee: NEC Corp
•
Filing: 1989-03-23
•
Granted: 1992-01-28
•
Expires: 2009-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing a semiconductor device in which a portion of a monocrystalline silicon layer protruded from a surface of an insulating member is polished up to the surface by a chemical-mechanical polishing is disclosed. A polycrystalline silicon layer and a leveling material are formed in sequence on the protruded portion of the monocrystalline silicon layer and on an exposed part of the surface of the insulating member, and a reactive ion etching and the chemical-mechanical polishing are carried out.

Inventors

  • 👤 Masato Sakao

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 14:06
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/12; H10P90/129; H10P14/00; H10P14/20; H10P14/24; H10P14/27; H10P14/271; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P95/00; H10P95/06; H10P95/062; H10P95/064; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/018; H10W10/10; Y; Y10; Y10S; Y10S148/00; Y10S148/051; Y10S148/131

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 379 words
A method of manufacturing a semiconductor device comprising the steps of: forming an insulating layer on a surface of a monocrystalline silicon substrate, said insulating layer having an upper surface and having first and second apertures from said upper surface to said surface of said substrate to expose parts of said surface of said substrate, said first and second apertures having different areas from each other; forming selectively first and second monocrystalline silicon layers from said exposed surface parts of said substrate by using said exposed surface parts of said substrate as seeds, respectively, through selective epitaxial growing method, said first and second monocrystalline silicon layers having upper portions positioned at higher levels than said upper surface of said insulating layer, respectively, and said first and second monocrystalline silicon layers being separated from each other so as to expose selectively said upper surface of said insulating layer; forming a polycrystalline silicon layer as a first sacrificial layer covering and attached to said upper portions of said first and second monocrystalline silicon layers and said exposed upper surface of said insulating layer, entirely; forming a leveling material as a second sacrificial layer made of styrene series covering and attached to an upper surface of said polycrystalline silicon layer entirely, said leveling material having an upper surface flatter than said upper surface of said polycrystalline silicon layer; carrying out a reactive ion etching to remove said leveling material entirely, said polycrystalline silicon layer partially and said upper portions of said first and second monocrystalline silicon layers partially so as to form a first flat surface including upper surfaces of remaining said first and second monocrystalline silicon and polycrystalline silicon layers, said first flat surface being positioned at a higher level than said upper surface of said insulating layer; and carrying out a chemical-mechanical polishing by using a polishing pad which moves in parallel relation to said upper surface of said insulating layer, said chemical-mechanical polishing being conducted from said first flat surface up to said upper surface of said insulating layer so as to remove said polycrystalline silicon layer entirely and to form a second flat surface including said upper surface of said insulating layer and upper surfaces of remaining said lower portions of said first and second monocrystalline silicon layers.
Claim 2
Independent Claim 379 words
A method of manufacturing a semiconductor device comprising the steps of: forming an insulating layer on a surface of a monocrystalline silicon substrate, said insulating layer having an upper surface and having first and second apertures from said upper surface to said surface of said substrate to expose parts of said surface of said substrate, said first and second apertures having different areas from each other; forming selectively first and second monocrystalline silicon layers from said exposed surface parts of said substrate by using said exposed surface parts of said substrate as seeds, respectively, through selective epitaxial growing method, said first and second monocrystalline silicon layers having upper portions positioned at higher levels than said upper surface of said insulating layer, respectively, and said first and second monocrystalline silicon layers being separated from each other so as to expose selectively said upper surface of said insulating layer; forming a polycrystalline silicon layer as a first sacrificial layer covering and attached to said upper portions of said first and second monocrystalline silicon layers and said exposed upper surface of said insulating layer, entirely; forming a leveling material as a second sacrificial layer made of styrene series covering and attached to an upper surface of said polycrystalline silicon layer entirely, said leveling material having an upper surface flatter than said upper surface of said polycrystalline silicon layer; carrying out a reactive ion etching to remove said leveling material entirely, said polycrystalline silicon layer partially and said upper portions of said first and second monocrystalline silicon layers partially so as to form a first flat surface including upper surfaces of remaining said first and second monocrystalline silicon and polycrystalline silicon layers, said first flat surface being positioned at a higher level than said upper surface of said insulating layer; and carrying out a chemical-mechanical polishing by using a polishing pad which moves in parallel relation to said upper surface of said insulating layer, said chemical-mechanical polishing being conducted from said first flat surface up to said upper surface of said insulating layer so as to remove said polycrystalline silicon layer entirely and to form a second flat surface including said upper surface of said insulating layer and upper surfaces of remaining said lower portions of said first and second monocrystalline silicon layers.
Claim 3
Dependent Claim 24 words
A method of manufacturing a semiconductor device of claim 1, in which said first and second monocrystalline silicon layers each have different plan shapes.
Claim 4
Dependent Claim 17 words
A method of manufacturing a semiconductor device of claim 1, in which said styrene series is polystyrene.
Claim 5
Independent Claim 323 words
A method of manufacturing a semiconductor device comprising the steps of: forming an insulating film on a major surface of a monocrystalline silicon substrate, said insulating film having an upper surface, forming an aperture in said insulating film from said upper surface to expose said major surface of said substrate, growing a monocrystalline silicon layer by a vapor phase epitaxy method in said aperture and on selective portions of said upper surface of said insulating film near said aperture such that other portions of said upper surface of said insulating film remote from said aperture are exposed without forming said monocrystalline silicon layer thereon, depositing a polycrystalline silicon layer as a first sacrificial layer on said monocrystalline silicon layer and on said exposed portions of said upper surface of said insulating film, entirely, forming a leveling material layer as a second sacrificial layer on the upper surface of said polycrystalline silicon layer entirely, said leveling material layer having a nature to flatten its upper surface flatter than said upper surface of said polycrystalline silicon layer, conducting a reactive ion etching on said leveling material layer and on said polycrystalline and monocrystalline silicon layers in a condition of all of said layers being etched with a substantially equal etching speed to each other to remove entirely said leveling material layer, partially said polycrystalline silicon layer and partially said monocrystalline layer and to form a first flat surface including said monocrystalline silicon layer and said polycrystalline silicon layer, and conducting a chemical-mechanical polishing by using a polishing pad which moves in parallel relation to said upper surface of said insulating film on remaining said monocrystalline silicon layer and said polycrystalline silicon layer up to said upper surface of said insulating film to remove entirely said polycrystalline silicon layer and partially said monocrystalline layer and to form a second flat surface including said insulating film and said monocrystalline silicon layer which is formed within said aperture.
Claim 6
Independent Claim 323 words
A method of manufacturing a semiconductor device comprising the steps of: forming an insulating film on a major surface of a monocrystalline silicon substrate, said insulating film having an upper surface, forming an aperture in said insulating film from said upper surface to expose said major surface of said substrate, growing a monocrystalline silicon layer by a vapor phase epitaxy method in said aperture and on selective portions of said upper surface of said insulating film near said aperture such that other portions of said upper surface of said insulating film remote from said aperture are exposed without forming said monocrystalline silicon layer thereon, depositing a polycrystalline silicon layer as a first sacrificial layer on said monocrystalline silicon layer and on said exposed portions of said upper surface of said insulating film, entirely, forming a leveling material layer as a second sacrificial layer on the upper surface of said polycrystalline silicon layer entirely, said leveling material layer having a nature to flatten its upper surface flatter than said upper surface of said polycrystalline silicon layer, conducting a reactive ion etching on said leveling material layer and on said polycrystalline and monocrystalline silicon layers in a condition of all of said layers being etched with a substantially equal etching speed to each other to remove entirely said leveling material layer, partially said polycrystalline silicon layer and partially said monocrystalline layer and to form a first flat surface including said monocrystalline silicon layer and said polycrystalline silicon layer, and conducting a chemical-mechanical polishing by using a polishing pad which moves in parallel relation to said upper surface of said insulating film on remaining said monocrystalline silicon layer and said polycrystalline silicon layer up to said upper surface of said insulating film to remove entirely said polycrystalline silicon layer and partially said monocrystalline layer and to form a second flat surface including said insulating film and said monocrystalline silicon layer which is formed within said aperture.

References Cited (Backward Citations)

US3574008A Cited
JPS5099685A Cited
US4377438A Cited
JPS5893252A Cited
US4604162A Cited
US4481070A Cited
US4554728A Cited
JPS6163013A Cited
US4568601A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-01-27 1995-07-29 1996-01-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-01-27 1999-07-29 2000-01-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-01-27 2003-07-29 2004-01-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag