Patent US5075761A successfully refreshed from Google Patents.
US5075761A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Local interconnect for integrated circuits
Assignee: STMicroelectronics lnc USA
•
Filing: 1990-08-14
•
Granted: 1991-12-24
•
Expires: 2010-08-14
Abstract
Abstract A silicide layer, to improve conductivity, is formed over a first layer of polycrystalline silicon, followed by a second layer of polycrystalline silicon. This structure is then patterned to form gate regions over active areas. A layer of metal silicide is formed over the entire surface of the chip, and patterned to form local interconnect. Etching of the second metal silicide layer is stopped by the second polycrystalline silicon layer, thereby protecting the first metal silicide layer from damage.
Inventors
- 👤 Fu-Tai Liou
- 👤 Yih-Shung Lin
- 👤 Fusen E. Chen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 03:32
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10P; H10P32/00; H10P32/30; H10P32/302; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/0698; H10W20/40; H10W20/41; H10W20/44; H10W20/4451
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
88 words
An integrated circuit transistor structure, comprising: a substrate having an active region; a gate electrode on the active region having stacked layers of a gate insulator on said substrate, a polycrystalline silicon layer on the gate insulator, a metal silicide layer on the polycrystalline silicon layer, and a conductive cap on the metal silicide layer; and local interconnect contacting the active region and lying on the conductive cap, wherein said local interconnect contains a material which etches at the same rate as the metal silicide in said gate.
Claim 2
Dependent Claim
88 words
An integrated circuit transistor structure, comprising: a substrate having an active region; a gate electrode on the active region having stacked layers of a gate insulator on said substrate, a polycrystalline silicon layer on the gate insulator, a metal silicide layer on the polycrystalline silicon layer, and a conductive cap on the metal silicide layer; and local interconnect contacting the active region and lying on the conductive cap, wherein said local interconnect contains a material which etches at the same rate as the metal silicide in said gate.
Claim 3
Dependent Claim
21 words
The structure of claim 1, wherein said local interconnect and the gate metal silicide layer are comprised of the same material.
Claim 4
Dependent Claim
18 words
The structure of claim 2, wherein said local interconnect and the gate metal silicide layer comprise tantalum disilicide.
Claim 5
Dependent Claim
12 words
The structure of claim 1, wherein the conductive cap comprises polycrystalline silicon.
Claim 6
Dependent Claim
104 words
A field effect transistor for an integrated circuit, comprising: a channel region in a semiconductor substrate; two source/drain regions in the substrate and disposed on opposite sides of said channel region; a gate insulator layer overlying said channel region; a first polycrystalline silicon layer overlying said gate insulator layer; a metal silicide layer overlying said first polycrystalline silicon layer; a second polycrystalline silicon layer overlying said metal silicide layer; and two sidewall insulator regions disposed alongside said gate insulator, first and second polycrystalline silicon, and metal silicide layers, with one of said sidewall insulator regions overlying a portion of each of said source/drain regions.
Claim 7
Dependent Claim
104 words
A field effect transistor for an integrated circuit, comprising: a channel region in a semiconductor substrate; two source/drain regions in the substrate and disposed on opposite sides of said channel region; a gate insulator layer overlying said channel region; a first polycrystalline silicon layer overlying said gate insulator layer; a metal silicide layer overlying said first polycrystalline silicon layer; a second polycrystalline silicon layer overlying said metal silicide layer; and two sidewall insulator regions disposed alongside said gate insulator, first and second polycrystalline silicon, and metal silicide layers, with one of said sidewall insulator regions overlying a portion of each of said source/drain regions.
Claim 8
Dependent Claim
25 words
The transistor of claim 5, further comprising: a conductive interconnect layer connected to one of said source/drain regions and to said second polycrystalline silicon layer.
Claim 9
Dependent Claim
14 words
The transistor of claim 6, wherein said conductive interconnect layer comprises a metal silicide.
Claim 10
Dependent Claim
20 words
The transistor of claim 7, wherein said conductive interconnect layer and said metal silicide layer comprise the same metal silicide.
References Cited (Backward Citations)
US4640004A
Cited
US4829363A
Cited
US4658496A
Cited
US4804636A
Cited
US4717686A
Cited
US4673968A
Cited
US4740479A
Cited
US4889823A
Cited
US4724223A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-12-23 | 1995-06-24 | 1995-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-12-23 | 1999-06-24 | 1999-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-12-23 | 2003-06-24 | 2003-12-24 | $7700.00 | Window Closed / Lapsed |