US5064773A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming bipolar transistor having closely spaced device regions
Assignee: Raytheon Co
•
Filing: 1989-06-29
•
Granted: 1991-11-12
•
Expires: 2009-06-29
Abstract
Abstract A method of forming a bipolar transistor. A base region is implanted into an epitaxial layer. An emitter and collector contact regions are formed of doped polysilicon on the epitaxial layer, the emitter being formed over the base region. The implant is below the surface of the epitaxial layer in all regions not covered by the collector region. Low resistance silicide contacts, such as titanium or cobalt, are formed on the structure in a self-aligned fashion. This method is well suited for forming BJTs as part of BiCMOS circuits.
Inventors
- 👤 Wolfgang M. Feist
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 20:01
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/051; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; H10D84/00; H10D84/01; H10D84/0107; H10D84/0109; H10D84/02; H10D84/03; H10D84/038; Y; Y10; Y10S; Y10S148/00; Y10S148/01; Y10S148/019
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
141 words
A method of forming a bipolar junction transistor in a region of a semiconductor structure comprising the steps of: a) implanting an active base in the region of the semiconductor structure; b) simultaneously forming an emitter region on a surface of the region over the active base and forming a collector region on the surface of semiconductor structure; c) implanting dopant into the surface portions of the region of the semiconductor, forming an inactive base region extending from the emitter region to the collector region; d) simultaneously forming sidewall spacers adjacent the emitter region and collector region; and e) forming electrically isolated silicide contacts over the emitter region, the collector region, and the inactive base region, the silicide contact over the inactive base region extending from the sidewall spacer adjacent the emitter region to the sidewall spacer adjacent the collector region.
Claim 2
Independent Claim
141 words
A method of forming a bipolar junction transistor in a region of a semiconductor structure comprising the steps of: a) implanting an active base in the region of the semiconductor structure; b) simultaneously forming an emitter region on a surface of the region over the active base and forming a collector region on the surface of semiconductor structure; c) implanting dopant into the surface portions of the region of the semiconductor, forming an inactive base region extending from the emitter region to the collector region; d) simultaneously forming sidewall spacers adjacent the emitter region and collector region; and e) forming electrically isolated silicide contacts over the emitter region, the collector region, and the inactive base region, the silicide contact over the inactive base region extending from the sidewall spacer adjacent the emitter region to the sidewall spacer adjacent the collector region.
Claim 3
Dependent Claim
20 words
The method of forming a bipolar junction transistor of claim 1 wherein the silicide contacts are formed from titanium silicide.
Claim 4
Dependent Claim
20 words
The method of forming a bipolar junction transistor of claim 1 wherein the silicide contacts are formed from cobalt silicide.
Claim 5
Dependent Claim
41 words
The method of forming a bipolar junction transistor of claim 1 wherein the sidewall spacers are formed by: a) disposing a layer of oxide over the region of the semiconductor structure; and b) directively etching the oxide layers over the region.
Claim 6
Dependent Claim
31 words
The method of forming a bipolar junction transistor of claim 4 wherein the silicide contacts over the emitter and inactive base region are electrically isolated by sidewall spacers adjacent the emitter.
Claim 7
Dependent Claim
31 words
The method of forming a bipolar junction transistor of claim 5 wherein the silicide contacts over the collector and inactive base region are electrically isolated by sidewall spacers adjacent the collector.
Claim 8
Dependent Claim
60 words
The method of forming a bipolar transistor of claim 6 wherein the silicide contacts over the emitter, collector and inactive base regions are formed by: a) disposing a layer of metal over the region of the semiconductor structure; b) reacting the metal contiguous to the emitter, collector and inactive base regions to form silicide; and c) selectively removing unreacted metal.
Claim 9
Dependent Claim
42 words
The method of forming a bipolar junction transistor of claim 1 wherein the region of the semiconductor structure comprises a region of an epitaxial layer formed on a substrate, said region of the epitaxial layer being directly in contact with the substrate.
Claim 10
Dependent Claim
106 words
The method of forming a bipolar junction transistor of claim 1 wherein: a) the step of forming an emitter region and a collector region additionally comprising simultaneously forming a gate region for a MOS transistor in a second region of the semiconductor structure, the second region being electrically isolated from said region of the semiconductor structure; b) the step of implanting dopant additionally comprises implanting dopant in the second region to form a drain and source for the MOS transistor; and c) the step of forming silicide contacts additionally comprises simultaneously forming electrically isolated silicide contacts over the drain, source and gate of the MOS transistor.
Claim 11
Independent Claim
135 words
A method of forming bipolar junction transistor in a region of a semiconductor structure comprising the steps of: a) implanting an active base region in the region of the semiconductor structure; b) simultaneously forming an emitter on a surface of the region over the active base and forming a collector region on the surface of the semiconductor structure; c) implanting dopant into a continuous region comprising the surface portions of the region of the semiconductor and a portion of the collector region; d) forming sidewall spacers adjacent the emitter and collector regions; and e) forming electrically isolated, ohmic, silicide contacts on the emitter region, the collector region and the doped surface portions, the silicide contact over the doped surface portion extending from the sidewall spacer adjacent the emitter to the sidewall spacer adjacent the collector.
Claim 12
Independent Claim
135 words
A method of forming bipolar junction transistor in a region of a semiconductor structure comprising the steps of: a) implanting an active base region in the region of the semiconductor structure; b) simultaneously forming an emitter on a surface of the region over the active base and forming a collector region on the surface of the semiconductor structure; c) implanting dopant into a continuous region comprising the surface portions of the region of the semiconductor and a portion of the collector region; d) forming sidewall spacers adjacent the emitter and collector regions; and e) forming electrically isolated, ohmic, silicide contacts on the emitter region, the collector region and the doped surface portions, the silicide contact over the doped surface portion extending from the sidewall spacer adjacent the emitter to the sidewall spacer adjacent the collector.
Claim 13
Dependent Claim
29 words
The method of forming a bipolar transistor of claim 10 wherein the silicide contacts over the emitter region, collector region and doped region comprise titanium silicide or cobalt silicide.
Claim 14
Dependent Claim
40 words
The method of forming a bipolar transistor of claim 11 wherein the sidewall spacers are formed by: a) disposing a layer of oxide over the region of the semiconductor structure; and b) directively etching the oxide layers over the region.
Claim 15
Dependent Claim
61 words
The method of forming a bipolar transistor of claim 12 wherein the silicide contacts over the emitter, collector and doped portion are formed by: a) disposing a layer of metal over the region of the semiconductor structure; b) reacting the metal contiguous to the emitter region, collector region and doped portion to form silicide; and c) selectively removing the unreacted metal.
References Cited (Backward Citations)
US3717507A
Cited
US3753807A
Cited
JPS5233484A
Cited
US3997367A
Cited
US4188707A
Cited
US4148054A
Cited
JPS5459084A
Cited
US4209350A
Cited
US4368573A
Cited
US4495010A
Cited
US4398962A
Cited
US4481706A
Cited
US4874717A
Cited
JPS5989458A
Cited
JPS5989457A
Cited
EP0110211A2
Cited
US4713355A
Cited
US4682409A
Cited
US4705599A
Cited
US4808548A
Cited
US4746623A
Cited
US4778774A
Cited
US4849344A
Cited
US4786610A
Cited
US4933295A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-11-11 | 1995-05-13 | 1995-11-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-11-11 | 1999-05-13 | 1999-11-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-11-11 | 2003-05-13 | 2003-11-12 | $7700.00 | Window Closed / Lapsed |