Patent US5059837A successfully refreshed from Google Patents.
US5059837A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data dependent variable time delay circuit
Assignee: International Business Machines Corp
•
Filing: 1989-02-13
•
Granted: 1991-10-22
•
Expires: 2009-02-13
Abstract
Abstract A delay circuit for receiving a number of input signals and for providing a delay in accordance with the input signals. The delay circuit includes: an output circuit for producing a first output signal when a node is above a threshold voltage, and for producing a second output signal, which is different from the first output signal, when the node is below the threshold voltage; a device for maintaining the node voltage at a level which is above the threshold voltage so that the output circuit produces the first output signal; and a plurality of switching devices for causing, the node voltage to decrease below the threshold voltage so that the output circuit produces the second output signal. Depending on which one of the switching devices is rendered conductive, the node voltage will decrease at a different rate, thereby causing the output circuit to produce the second output signal at different delay times.
Inventors
- 👤 Charles K. Erdelyi
- 👤 Mark G. Marshall
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 16:22
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/133; H03K5/131; H03K2005/00013; H03K2005/0015; H03K2005/00195
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
254 words
A delay circuit for receiving a plurality of input signals, comprising: output means, coupled to a node, for producing a first output when a voltage at the node is greater than or equal to a predetermined threshold voltage, and for producing a second output, which is different from the first output, when the voltage at the node is less than the predetermined voltage; means for maintaining the voltage at the node greater than the predetermined threshold voltage, thereby causing said output means to produce the first output; a plurality of switching means, and a plurality of pulse-sharpening circuits, each of said plurality of pulse-sharpening circuits being associated with a different one of said switching means, and each of said pulsesharpening circuits receiving a different one of the plurality of input signals, and supplying a pulse sharpened data input signal to a different one of said switching means, each of said switching means being rendered conductive when receiving a predetermined level of its associated pulse-sharpened data input signal to cause the voltage at the node to decrease to a voltage which is less than the predetermined threshold voltage, thereby causing the output means to produce the second output; wherein at least one of the plurality of switching means is constructed such that, when the at least one switching means is rendered conductive, the rate at which the voltage at the node decreases is different form the rate at which the voltage at the node decreases when any of the other switching means is rendered conductive.
Claim 2
Dependent Claim
254 words
A delay circuit for receiving a plurality of input signals, comprising: output means, coupled to a node, for producing a first output when a voltage at the node is greater than or equal to a predetermined threshold voltage, and for producing a second output, which is different from the first output, when the voltage at the node is less than the predetermined voltage; means for maintaining the voltage at the node greater than the predetermined threshold voltage, thereby causing said output means to produce the first output; a plurality of switching means, and a plurality of pulse-sharpening circuits, each of said plurality of pulse-sharpening circuits being associated with a different one of said switching means, and each of said pulsesharpening circuits receiving a different one of the plurality of input signals, and supplying a pulse sharpened data input signal to a different one of said switching means, each of said switching means being rendered conductive when receiving a predetermined level of its associated pulse-sharpened data input signal to cause the voltage at the node to decrease to a voltage which is less than the predetermined threshold voltage, thereby causing the output means to produce the second output; wherein at least one of the plurality of switching means is constructed such that, when the at least one switching means is rendered conductive, the rate at which the voltage at the node decreases is different form the rate at which the voltage at the node decreases when any of the other switching means is rendered conductive.
Claim 3
Dependent Claim
26 words
The delay circuit of claim 1, wherein each of said plurality of pulse-sharpening circuits comprises a pair of CMOS inverters connected in series with each other.
Claim 4
Dependent Claim
248 words
A delay circuit for receiving a plurality of input signals, comprising: output means, coupled to a node, for producing a first output when a voltage at the node is greater than or equal to a predetermined threshold voltage, and for producing a second output, which is different from the first output, when the voltage at the node is less than the predetermined voltage; means for maintaining the voltage at the node greater than the predetermined threshold voltage, thereby causing said output means to produce the first output; and a plurality of switching means, each of said switching means receiving a different one of the plurality of input signals, each of the switching means being rendered conductive, when receiving a predetermined level of its associated input signal, to cause the voltage at the node to decrease to a voltage which is less than the predetermined threshold voltage, thereby causing the output means to produce the second output; wherein at least one of the plurality of switching means is constructed such that, when the at least one switching means is rendered conductive, the rate at which the voltage at the node decreases is different from the rate at which the voltage at the node decreases when any of the other switching means is rendered conductive, wherein said plurality of switching means comprises a plurality of N-type MOS devices, and wherein at least one of said N-type MOS devices has a different geometry from any of the other N-type MOS devices.
Claim 5
Dependent Claim
248 words
A delay circuit for receiving a plurality of input signals, comprising: output means, coupled to a node, for producing a first output when a voltage at the node is greater than or equal to a predetermined threshold voltage, and for producing a second output, which is different from the first output, when the voltage at the node is less than the predetermined voltage; means for maintaining the voltage at the node greater than the predetermined threshold voltage, thereby causing said output means to produce the first output; and a plurality of switching means, each of said switching means receiving a different one of the plurality of input signals, each of the switching means being rendered conductive, when receiving a predetermined level of its associated input signal, to cause the voltage at the node to decrease to a voltage which is less than the predetermined threshold voltage, thereby causing the output means to produce the second output; wherein at least one of the plurality of switching means is constructed such that, when the at least one switching means is rendered conductive, the rate at which the voltage at the node decreases is different from the rate at which the voltage at the node decreases when any of the other switching means is rendered conductive, wherein said plurality of switching means comprises a plurality of N-type MOS devices, and wherein at least one of said N-type MOS devices has a different geometry from any of the other N-type MOS devices.
Claim 6
Dependent Claim
14 words
The delay circuit of claim 3, wherein said maintaining means is a clamp circuit.
Claim 7
Dependent Claim
37 words
The delay circuit of claim 4, wherein the clamp circuit comprises a plurality of N-type MOS devices and a power supply device, and wherein at least one of said N-type MOS devices is coupled to the node.
Claim 8
Dependent Claim
37 words
The delay circuit of claim 5, wherein said N-type MOS devices are transistors, and wherein one of said transistors has its gate and drain connected to the power supply, and has its source connected to the node.
Claim 9
Dependent Claim
19 words
The delay circuit of claim 4, wherein said clamp circuit comprises a plurality of P- and N-type MOS devices.
Claim 10
Dependent Claim
72 words
The delay circuit of claim 7, wherein the clamp circuit comprises first and second P-type MOS transistors and a plurality of N-type MOS transistors, said first P-type MOS transistor has its source connected to a power supply, its gate connected to ground, and its drain connected to the source of said second P-type MOS transistor, and wherein said second P-type MOS transistor has its gate and its drain connected to the node.
Claim 11
Dependent Claim
239 words
A delay circuit for receiving a plurality of input signals, comprising: output means, coupled to a node, for producing a first output when a voltage at the node is greater than or equal to a predetermined threshold voltage, and for producing a second output, which is different from the first output, when the voltage at the node is less than the predetermined voltage; means for maintaining the voltage at the node greater than the predetermined threshold voltage, thereby causing said output means to produce the first output; and a plurality of switching means, each of said switching means receiving a different one of the plurality of input signals, each of the switching means being rendered conductive, when receiving a predetermined level of its associated input signal, to cause the voltage at the node to decrease to a voltage which is less than the predetermined threshold voltage, thereby causing the output means to produce the second output; and means for increasing the voltage at the node, said increasing means being operable only when one of the plurality of switching means is rendered conductive; wherein at least one of the plurality of switching means is constructed such that, when the at least one switching means is rendered conductive, the rate at which the voltage at the node decreases is different from the rate at which the voltage at the node decreases when any of the other switching means is rendered conductive.
Claim 12
Dependent Claim
239 words
A delay circuit for receiving a plurality of input signals, comprising: output means, coupled to a node, for producing a first output when a voltage at the node is greater than or equal to a predetermined threshold voltage, and for producing a second output, which is different from the first output, when the voltage at the node is less than the predetermined voltage; means for maintaining the voltage at the node greater than the predetermined threshold voltage, thereby causing said output means to produce the first output; and a plurality of switching means, each of said switching means receiving a different one of the plurality of input signals, each of the switching means being rendered conductive, when receiving a predetermined level of its associated input signal, to cause the voltage at the node to decrease to a voltage which is less than the predetermined threshold voltage, thereby causing the output means to produce the second output; and means for increasing the voltage at the node, said increasing means being operable only when one of the plurality of switching means is rendered conductive; wherein at least one of the plurality of switching means is constructed such that, when the at least one switching means is rendered conductive, the rate at which the voltage at the node decreases is different from the rate at which the voltage at the node decreases when any of the other switching means is rendered conductive.
Claim 13
Dependent Claim
55 words
The delay circuit of claim 9, further comprising a multi-input NOR circuit for receiving the plurality of input signals, and wherein said increasing means comprises an N-type MOS transistor having its drain connected to a power supply, its source connected to the node, and having its gate connected to the output of said NOR circuit.
Claim 14
Dependent Claim
229 words
A delay circuit for receiving a plurality of input signals, comprising: output means, coupled to a node, for producing a first output when a voltage at the node is greater than or equal to a predetermined threshold voltage, and for producing a second output, which is different form the first output, when the voltage at the node is less than the predetermined voltage; means for maintaining the voltage at the node greater than the predetermined threshold voltage, thereby causing said output means to produce the first output; and a plurality of switching means, each of said switching means receiving a different one of the plurality of input signals, each of the switching means being rendered conductive, when receiving a predetermined level of its associated input signal, to cause the voltage at the node to decrease to a voltage which is less than the predetermined threshold voltage, thereby causing the output means to produce the second output; wherein at least one of the plurality of switching means is constructed such that, when the at least one switching means is rendered conductive, the rate at which the voltage at the node decreases is different from the rate at which the voltage at the node decreases when any of the other switching means is rendered conductive, and wherein said output means comprises a CMOS invertor having its input connected to the node.
Claim 15
Dependent Claim
229 words
A delay circuit for receiving a plurality of input signals, comprising: output means, coupled to a node, for producing a first output when a voltage at the node is greater than or equal to a predetermined threshold voltage, and for producing a second output, which is different form the first output, when the voltage at the node is less than the predetermined voltage; means for maintaining the voltage at the node greater than the predetermined threshold voltage, thereby causing said output means to produce the first output; and a plurality of switching means, each of said switching means receiving a different one of the plurality of input signals, each of the switching means being rendered conductive, when receiving a predetermined level of its associated input signal, to cause the voltage at the node to decrease to a voltage which is less than the predetermined threshold voltage, thereby causing the output means to produce the second output; wherein at least one of the plurality of switching means is constructed such that, when the at least one switching means is rendered conductive, the rate at which the voltage at the node decreases is different from the rate at which the voltage at the node decreases when any of the other switching means is rendered conductive, and wherein said output means comprises a CMOS invertor having its input connected to the node.
References Cited (Backward Citations)
US2964708A
Cited
US3102208A
Cited
US3346746A
Cited
US3558924A
Cited
US3675133A
Cited
US3753012A
Cited
US4140927A
Cited
US4399372A
Cited
US4424456A
Cited
GB2086681A
Cited
JPS5799029A
Cited
JPS57131126A
Cited
US4423339A
Cited
US4587441A
Cited
JPS6033732A
Cited
JPS6152022A
Cited
US4638188A
Cited
US4641046A
Cited
WO1988008642A1
Cited
US4896059A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-21 | 1995-04-22 | 1995-10-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-21 | 1999-04-22 | 1999-10-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-21 | 2003-04-22 | 2003-10-22 | $7700.00 | Window Closed / Lapsed |