Patent US5042004A successfully refreshed from Google Patents.
US5042004A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic device with subroutine stack and random access memory
Assignee: Lattice Semiconductor Corp
•
Filing: 1990-01-16
•
Granted: 1991-08-20
•
Expires: 2010-01-16
Abstract
Abstract Method and apparatus providing a programmable logic device which has a high level subroutine stack element and a random access memory suitable for control applications. The method utilizes high level constructs bearing a one-to-one relationship to the architecture of the apparatus so that the design of the controller is facilitated resulting in a rapidly-executed program which is easy to comprehend, verify and document. Subroutines are readily implemented by the controller by virtue of its last-in, first-out stack and a state counter which allow the contents of the counter to be "pushed" onto the stack upon invocation of the subroutine and "popped" from the stack upon return from the subroutine. Provision of the random access memory allows the controller to store information supplied from an external device, such as a central processing unit. The operation of the controller can be readily modified according to the control information stored in the memory by use of a high level language RAMREAD construct. The random access memory also provides scratch pad capability for the controller so that information written to a memory location, under control of a programmable OR array, can be used as a separate, independent counting and timing channel, in an exemplary application. The stack and/or the random access memory are suitable for inclusion in a controller of either a programmable logic array (PLA-), programmable array logic (PAL-), or a programmable read-only-memory (PROM-) based design.
Inventors
- 👤 Om Agrawal
- 👤 Kapil Shankar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 19:37
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/04; G05B19/045
Claims Analysis
Total Claims: 51
Claim 1
Independent Claim
190 words
A logic device having a plurality of external terminals and a plurality of input/output ports, comprising: programmable array means responsive to signals applied to said external terminals of said device for generating a plurality of logic signals; a plurality of programmable output cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals, and for generating a signal therefrom at a predetermined one of said input/output ports; a plurality of storage cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals and for generating a signal therefrom; counter means, receiving at least one of said logic signals, for storing a count value therefrom, for selectably incrementing or decrementing said count value, and for generating therefrom counting signals indicative of said count value; and means receiving said counting signals and at least one of said logic signals, for selectably storing said count value in a last-in, first-out stack, for removing the last-in contents of said stack, and for generating therefrom signals indicative of said last-in contents; said counter means also receiving said signals generated by said stack means.
Claim 2
Dependent Claim
190 words
A logic device having a plurality of external terminals and a plurality of input/output ports, comprising: programmable array means responsive to signals applied to said external terminals of said device for generating a plurality of logic signals; a plurality of programmable output cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals, and for generating a signal therefrom at a predetermined one of said input/output ports; a plurality of storage cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals and for generating a signal therefrom; counter means, receiving at least one of said logic signals, for storing a count value therefrom, for selectably incrementing or decrementing said count value, and for generating therefrom counting signals indicative of said count value; and means receiving said counting signals and at least one of said logic signals, for selectably storing said count value in a last-in, first-out stack, for removing the last-in contents of said stack, and for generating therefrom signals indicative of said last-in contents; said counter means also receiving said signals generated by said stack means.
Claim 3
Dependent Claim
36 words
A logic device according to claim 1 wherein said programmable array means is further responsive to said signals generated by predetermined ones of said programmable output cell means, said storage cell means and said counter means.
Claim 4
Dependent Claim
153 words
A logic device according to claim 1 wherein said plurality of logic signals generated by said programmable array means includes a plurality of load address signals, a load control signal, and a push and a pop signal, and wherein said counter means is further responsive to said load address and load control signals, and wherein said counter means and said stack means are further responsive to said push and pop signals, whereupon reception of said load control signal causes said counter means to replace the contents of said counter means with said load address; whereupon reception of said push signal causes said counter means to generate said signals indicative of said count value and conduct said signals to said stack means for storage therein; and whereupon reception of said pop signal causes said stack means to remove said count value, generate signals therefrom, and conduct said signals to said counter for storage therein.
Claim 5
Dependent Claim
59 words
A logic device according to claim 1 wherein said plurality of logic signals generated by said programmable array means includes a clear signal and wherein said counter means is further responsive to said clear signal, and whereupon reception of said clear signal causes said counter means to replace the contents of said counter means with a predetermined count value.
Claim 6
Dependent Claim
35 words
A logic device according to claim 4 wherein said stack means is further responsive to said clear signal, and whereupon reception of said clear signal causes all contents of said stack means to be removed.
Claim 7
Dependent Claim
214 words
A logic device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a random access memory having an address input, a data input and a data output, said address input and said data input each being directly connected to a respective subset of said array outputs and said data output being directly connected to a subset of said array inputs; a plurality of external terminals and a plurality of input/output ports, some of said external terminals being coupled to some of said array inputs, said array carrying a plurality of logic signals on said array outputs; a plurality of programmable output cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals, and for generating a signal therefrom at a predetermined one of said input/output ports; a plurality of storage cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals and for generating a signal therefrom; and counter means, receiving at least one of said logic signals, for storing a count value therefrom, for selectably incrementing or decrementing said count value, and for generating therefrom counting signals indicative of said count value.
Claim 8
Dependent Claim
214 words
A logic device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a random access memory having an address input, a data input and a data output, said address input and said data input each being directly connected to a respective subset of said array outputs and said data output being directly connected to a subset of said array inputs; a plurality of external terminals and a plurality of input/output ports, some of said external terminals being coupled to some of said array inputs, said array carrying a plurality of logic signals on said array outputs; a plurality of programmable output cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals, and for generating a signal therefrom at a predetermined one of said input/output ports; a plurality of storage cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals and for generating a signal therefrom; and counter means, receiving at least one of said logic signals, for storing a count value therefrom, for selectably incrementing or decrementing said count value, and for generating therefrom counting signals indicative of said count value.
Claim 9
Dependent Claim
26 words
A logic device according to claim 6 further comprising means for coupling some of said array inputs to receive said signals generated by said counter means.
Claim 10
Dependent Claim
59 words
A logic device according to claim 6 wherein said plurality of logic signals generated by said programmable array means includes a clear signal and wherein said counter means is further responsive to said clear signal, and whereupon reception of said clear signal causes said counter means to replace the contents of said counter means with a predetermined count value.
Claim 11
Dependent Claim
63 words
A logic device according to claim 6 further including: means receiving said counting signals and at least one of said logic signals, for selectably storing said count value in a last-in, first-out stack, for removing the last-in contents of said stack, and for generating therefrom signals indicative of said last-in contents; said counter means also receiving said signals generated by said stack means.
Claim 12
Dependent Claim
154 words
A logic device according to claim 9 wherein said plurality of logic signals generated by said programmable array means includes a plurality of load address signals, a load control signal, and a push and a pop signal, and wherein said counter means if further responsive to said load address and load control signals, and wherein said counter means and said stack means are further responsive to said push and pop signals, whereupon reception of said load control signal causes said counter means to replace the contents of said counter means with said load address; and whereupon reception of said push signal causes said counter means to generate said signals indicative of said count value and conduct said signals to said stack means for storage therein; and wherein reception of said pop signal causes said stack means to remove said count value, generate signals therefrom, and conduct said signals to said counter for storage therein.
Claim 13
Dependent Claim
59 words
A logic device according to claim 9 wherein said plurality of logic signals generated by said programmable array means includes a clear signal and wherein said counter means is further responsive to said clear signal, and whereupon reception of said clear signal causes said counter means to replace the contents of said counter means with a predetermined count value.
Claim 14
Dependent Claim
35 words
A logic device according to claim 11 wherein said stack means is further responsive to said clear signal, and whereupon reception of said clear signal causes all contents of said stack means to be removed.
Claim 15
Dependent Claim
235 words
A programmable logic device having a plurality of input/output ports, comprising: a plurality of programmable logic cell means dynamically generating logic signals, and a second plurality of first and second programmable combinatorial logic means for combining a subset of logic signals and for generating a plurality of combinatorial signals therefrom; a plurality of programmable output cell means, each receiving one of said combinatorial signals generated by said first programmable combinatorial logic means, for storing predetermined ones of said combinatorial signals, and for generating a signal therefrom at a predetermined one of said input/output ports; a plurality of storage cell means, each receiving one of said combinatorial signals generated by said second programmable combinatorial logic means, for storing predetermined ones of said combinatorial signals, and for generating a signal therefrom; counter means, receiving at least one of said combinatorial signals generated by said second programmable combinatorial logic means, for storing a count value therefrom, for selectably incrementing or decrementing said count value, and for generating therefrom counting signals indicative of said count value, and means receiving said counting signals and at least one of said combinatorial signals generated by said second programmable combinatorial logic means, for selectably storing said count value in a last-in, first-out stack, for removing the last-in contents of said stack, and for generating therefrom signals indicative of said last-in contents; said counter means also receiving said signals generated by said stack means.
Claim 16
Dependent Claim
235 words
A programmable logic device having a plurality of input/output ports, comprising: a plurality of programmable logic cell means dynamically generating logic signals, and a second plurality of first and second programmable combinatorial logic means for combining a subset of logic signals and for generating a plurality of combinatorial signals therefrom; a plurality of programmable output cell means, each receiving one of said combinatorial signals generated by said first programmable combinatorial logic means, for storing predetermined ones of said combinatorial signals, and for generating a signal therefrom at a predetermined one of said input/output ports; a plurality of storage cell means, each receiving one of said combinatorial signals generated by said second programmable combinatorial logic means, for storing predetermined ones of said combinatorial signals, and for generating a signal therefrom; counter means, receiving at least one of said combinatorial signals generated by said second programmable combinatorial logic means, for storing a count value therefrom, for selectably incrementing or decrementing said count value, and for generating therefrom counting signals indicative of said count value, and means receiving said counting signals and at least one of said combinatorial signals generated by said second programmable combinatorial logic means, for selectably storing said count value in a last-in, first-out stack, for removing the last-in contents of said stack, and for generating therefrom signals indicative of said last-in contents; said counter means also receiving said signals generated by said stack means.
Claim 17
Dependent Claim
39 words
A programmable logic device according to claim 13 wherein said plurality of logic cell means is further responsive to said signals generated by predetermined ones of said programmable output cell means, said storage cell means and said counter means.
Claim 18
Dependent Claim
154 words
A programmable logic device according to claim 13 wherein said combinatorial signals generated by said second programmable combinatorial logic means includes a plurality of load address signals, a load control signal, and a push and a pop signal, and wherein said counter means is further responsive to said load address and load control signals, and wherein said counter means and said stack means are further responsive to said push and pop signals, whereupon reception of said load control signal causes said counter means to replace the contents of said counter means with said load address; whereupon reception of said push signal causes said counter means to generate said signals indicative of said count value and conduct said signals to said stack means for storage therein; and wherein reception of said pop signal causes said stack means to remove said count value, generate signals therefrom, and conduct said signals to said counter for storage therein.
Claim 19
Dependent Claim
59 words
A programmable logic device according to claim 13 wherein said combinatorial signals generated by said second programmable combinatorial means includes a clear signal and wherein said counter means is further responsive to said clear signal, and whereupon reception of said clear signal causes said counter means to replace the contents of said counter means with a predetermined count value.
Claim 20
Dependent Claim
36 words
A programmable logic device according to claim 20 wherein said stack means is further responsive to said clear signal, and whereupon reception of said clear signal causes all contents of said stack means to be removed.
Claim 21
Dependent Claim
19 words
A programmable logic device according to claim 13 wherein said programmable logic cell means is a programmable AND array.
Claim 22
Dependent Claim
21 words
A programmable logic device according to claim 13 wherein said first and second programmable combinatorial logic means are programmable OR arrays.
Claim 23
Dependent Claim
124 words
A programmable logic device according to claim 13 wherein said programmable output cell means comprises: register means, responsive to a clock signal, receiving said combinatorial logic signal, for registering said logic signal and for generating therefrom a registered signal; output enable control means responsive to a predetermined one of said logic signals generated by said logic cell means and the status of a programmable fusible link, for selectively generating therefrom an output enable signal and an output disable signal, in response to said predetermined logic signal; and input/output means receiving said output signal, responsive to said output enable and disable signals, for selectively generating therefrom said output signal at said predetermined input/output port, and for receiving a signal received at said predetermined input/output port.
Claim 24
Dependent Claim
216 words
A logic device having a plurality of external terminals and a plurality of input/output ports, comprising: programmable array means responsive to signals applied to said external terminals of said device for generating a plurality of logic signals; a plurality of programmable output cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals, and for generating a signal therefrom at a predetermined one of said input/output ports; a plurality of storage cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals and for generating a signal therefrom; counter means, receiving at least one of said logic signals, for storing a count value therefrom, for selectably incrementing or decrementing said count value, and for generating therefrom counting signals indicative of said count value; means receiving said counting signals and at least one of said logic signals, for selectably storing said count value in a last-in, first-out stack, for removing the last-in contents of said stack, and for generating therefrom signals indicative of said last-in contents; said counter means also receiving said signals generated by said stack means; and memory means receiving predetermined ones of said logic signals, "data" signals, for selectably storing said data signals and for generating signals indicative of said stored data.
Claim 25
Dependent Claim
216 words
A logic device having a plurality of external terminals and a plurality of input/output ports, comprising: programmable array means responsive to signals applied to said external terminals of said device for generating a plurality of logic signals; a plurality of programmable output cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals, and for generating a signal therefrom at a predetermined one of said input/output ports; a plurality of storage cell means, each receiving one of said logic signals, for storing predetermined ones of said logic signals and for generating a signal therefrom; counter means, receiving at least one of said logic signals, for storing a count value therefrom, for selectably incrementing or decrementing said count value, and for generating therefrom counting signals indicative of said count value; means receiving said counting signals and at least one of said logic signals, for selectably storing said count value in a last-in, first-out stack, for removing the last-in contents of said stack, and for generating therefrom signals indicative of said last-in contents; said counter means also receiving said signals generated by said stack means; and memory means receiving predetermined ones of said logic signals, "data" signals, for selectably storing said data signals and for generating signals indicative of said stored data.
Claim 26
Dependent Claim
36 words
A logic device according to claim 21 wherein said programmable array means is further responsive to said signals generated by predetermined ones of said programmable output cell means, said storage cell means and said memory means.
Claim 27
Dependent Claim
153 words
A logic device according to claim 21 wherein said plurality of logic signals generated by said programmable array means includes a plurality of load address signals, a load control signal, and a push and a pop signal, and wherein said counter means is further responsive to said load address and load control signals, and wherein said counter means and said stack means are further responsive to said push and pop signals, whereupon reception of said load control signal causes said counter means to replace the contents of said counter means with said load address; whereupon reception of said push signal causes said counter means to generate said signals indicative of said count value and conduct said signals to said stack means for storage therein; and whereupon reception of said pop signal causes said stack means to remove said count value, generate signals therefrom, and conduct said signals to said counter for storage therein.
Claim 28
Dependent Claim
89 words
A logic device according to claim 21 wherein said plurality of logic signals generated by said programmable array means includes a plurality of memory address and write enable signals and wherein said memory means has a plurality of storage locations each having a predetermined address, said memory means further responsive to said memory address and write enable signals, and whereupon reception of said write enable signal causes said memory means to replace the contents of said storage location having the address represented by said address signals with said data.
Claim 29
Dependent Claim
59 words
A logic device according to claim 21 wherein said plurality of logic signals generated by said programmable array means includes a clear signal and wherein said counter means is further responsive to said clear signal, and whereupon reception of said clear signal causes said counter means to replace the contents of said counter means with a predetermined count value.
Claim 30
Independent Claim
135 words
A method of operating a PAL/PLA device having a first programmable combinatorial logic array portion responsive to signals applied to external terminals of said device, having a second combinatorial logic array portion responsive to signals from said first logic array portion, and having a state counter, and a last-in, first-out stack of depth p>1, comprising the step of causing said state counter to count at desired times, and further comprising the step of programming said logic array portions to generate signals to perform the subroutine-invoking steps of: (a) transferring the contents of said counter to said stack ("push"); (b) incrementing (modulo p) a stack pointer; and (c) loading said counter with a desired jump address value and providing the count value output of said counter as inputs to said first programmable combinatorial logic array portion.
Claim 31
Independent Claim
135 words
A method of operating a PAL/PLA device having a first programmable combinatorial logic array portion responsive to signals applied to external terminals of said device, having a second combinatorial logic array portion responsive to signals from said first logic array portion, and having a state counter, and a last-in, first-out stack of depth p>1, comprising the step of causing said state counter to count at desired times, and further comprising the step of programming said logic array portions to generate signals to perform the subroutine-invoking steps of: (a) transferring the contents of said counter to said stack ("push"); (b) incrementing (modulo p) a stack pointer; and (c) loading said counter with a desired jump address value and providing the count value output of said counter as inputs to said first programmable combinatorial logic array portion.
Claim 32
Dependent Claim
46 words
A method according to claim 26 further including the performance, in response to signals generated by said logic array portions, of the subroutine-return steps: (d) loading said counter with the contents of the top of said stack (pop); and (e) decrementing (modulo p) said stack pointer.
Claim 33
Dependent Claim
32 words
A method according to claim 26 further including the performance, in response to signals generated by said logic array portions, of the clear step: (f) clearing said stack with a predetermined value.
Claim 34
Dependent Claim
171 words
A PAL/PLA device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having a depth p>1, and having a push input, a pop input, a status word input and a status word output, said push input being coupled to receive a first one of said array outputs and said pop input being coupled to receive a second one of said array outputs, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack; and means for providing a subset of said array outputs to said status word input of said stack, and for providing said status word output of said stack to a subset of said array inputs.
Claim 35
Dependent Claim
171 words
A PAL/PLA device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having a depth p>1, and having a push input, a pop input, a status word input and a status word output, said push input being coupled to receive a first one of said array outputs and said pop input being coupled to receive a second one of said array outputs, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack; and means for providing a subset of said array outputs to said status word input of said stack, and for providing said status word output of said stack to a subset of said array inputs.
Claim 36
Dependent Claim
30 words
A logic device according to claim 29, wherein said stack further has a "full" output and an "empty" output, said "full" and "empty" outputs being coupled to respective array inputs.
Claim 37
Dependent Claim
194 words
A PAL/PLA device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having a depth p>1, and having a push input, a pop input, a status word input and a status word output, said push input being coupled to receive a first one of said array outputs and said pop input being coupled to receive a second one of said array outputs, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack; a status register having a data input and a data output; first means for coupling said data output of said status register to a subset of said array inputs and to said status word input of said stack; and second means for coupling said status word output of said stack to said data input of said status register.
Claim 38
Dependent Claim
194 words
A PAL/PLA device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having a depth p>1, and having a push input, a pop input, a status word input and a status word output, said push input being coupled to receive a first one of said array outputs and said pop input being coupled to receive a second one of said array outputs, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack; a status register having a data input and a data output; first means for coupling said data output of said status register to a subset of said array inputs and to said status word input of said stack; and second means for coupling said status word output of said stack to said data input of said status register.
Claim 39
Dependent Claim
30 words
A device according to claim 31, wherein said first means for coupling comprises electrical conductors connecting said data output of said status register to said status input of said stack.
Claim 40
Dependent Claim
18 words
A device according to claim 31, wherein said status register comprises a pre-loadable counter including counting circuitry therein.
Claim 41
Dependent Claim
22 words
A device according to claim 31, wherein said status register further has a load input coupled to one of said array outputs.
Claim 42
Dependent Claim
30 words
A logic device according to claim 31, wherein said stack further has a "full" output and an "empty" output, said "full" and "empty" outputs being coupled to respective array inputs.
Claim 43
Dependent Claim
228 words
A logic device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having a depth p>1, and having a push input, a pop input, a status word input and a status word output, said push input being coupled to receive a first one of said array outputs and said pop input being coupled to receive a second one of said array outputs, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack; a status register having a data input and a data output; first means for coupling said data output of said status register to a subset of said array inputs and to said status word input of said stack; and second means for coupling said status word output of said stack to said data input of said status register, wherein said second means for coupling comprises means for coupling to said data input of said status register selectably either a subset of said array outputs or said status word output of said stack.
Claim 44
Dependent Claim
228 words
A logic device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having a depth p>1, and having a push input, a pop input, a status word input and a status word output, said push input being coupled to receive a first one of said array outputs and said pop input being coupled to receive a second one of said array outputs, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack; a status register having a data input and a data output; first means for coupling said data output of said status register to a subset of said array inputs and to said status word input of said stack; and second means for coupling said status word output of said stack to said data input of said status register, wherein said second means for coupling comprises means for coupling to said data input of said status register selectably either a subset of said array outputs or said status word output of said stack.
Claim 45
Dependent Claim
241 words
A logic device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having depth p>1, and having a push input, a pop input, a status word input and a status word output, said push input being coupled to receive a first one of said array outputs and said pop input being coupled to receive a second one of said array outputs, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack, said stack further having a "full" output and an "empty" output coupled to respective array inputs; a pre-loadable counter having a preload control input, a preload data input and a data output, said counter including counting circuitry therein; means for coupling said data output of said counter to a subset of said array inputs and to said status input of said stack; means for coupling to said preload data input of said counter selectably either a subset of said array outputs or said status output of said stack; and means for coupling said preload control input of said counter to receive one of said array outputs.
Claim 46
Dependent Claim
241 words
A logic device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having depth p>1, and having a push input, a pop input, a status word input and a status word output, said push input being coupled to receive a first one of said array outputs and said pop input being coupled to receive a second one of said array outputs, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack, said stack further having a "full" output and an "empty" output coupled to respective array inputs; a pre-loadable counter having a preload control input, a preload data input and a data output, said counter including counting circuitry therein; means for coupling said data output of said counter to a subset of said array inputs and to said status input of said stack; means for coupling to said preload data input of said counter selectably either a subset of said array outputs or said status output of said stack; and means for coupling said preload control input of said counter to receive one of said array outputs.
Claim 47
Dependent Claim
15 words
A logic device according to claim 37, wherein said counter is a gray code counter.
Claim 48
Dependent Claim
154 words
A PAL/PLA device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having a depth p>1, and having a push input, a pop input, a status word input and a status word output, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack; a counter having a data output, said counter including counting circuitry therein; means for coupling said data output of said counter to said status word input of said stack; and means for providing said status word output of said stack to a subset of said array inputs.
Claim 49
Dependent Claim
154 words
A PAL/PLA device comprising: a first programmable combinatorial array portion having array inputs and intermediate outputs; a second combinatorial array portion receiving as inputs said intermediate outputs and having array outputs; a last-in first-out stack having a depth p>1, and having a push input, a pop input, a status word input and a status word output, said stack having means for storing a status word from said status word input in response to a signal on said push input and for presenting in a last-in first-out manner on said status word output, in response to signals on said pop input, status words previously stored by said stack; a counter having a data output, said counter including counting circuitry therein; means for coupling said data output of said counter to said status word input of said stack; and means for providing said status word output of said stack to a subset of said array inputs.
Claim 50
Dependent Claim
57 words
A logic device according to claim 39, wherein said means for providing said status word output of said stack to a subset of said array inputs comprises: means for loading said counter from said status word output of said stack; and means for coupling said data output of said counter to said subset of said array inputs.
Claim 51
Dependent Claim
21 words
A logic device according to claim 40, further comprising means for loading said counter from a subset of said array outputs.
References Cited (Backward Citations)
US3803587A
Cited
US3983538A
Cited
US4075707A
Cited
US4195352A
Cited
US4348737A
Cited
US4334269A
Cited
US4354228A
Cited
US4438492A
Cited
JPS57203336A
Cited
US4493029A
Cited
JPS5928727A
Cited
US4628477A
Cited
US4684830A
Cited
US4742252A
Cited
US4766532A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-19 | 1995-02-18 | 1995-08-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-19 | 1999-02-18 | 1999-08-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-19 | 2003-02-18 | 2003-08-20 | $7700.00 | Window Closed / Lapsed |