US4075707A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmed device controller
Assignee: Xerox Corp
•
Filing: 1976-05-21
•
Granted: 1978-02-21
•
Expires: 1996-05-21
Abstract
Abstract A processing system adapted to control a sequential automated device to a state determined by the immediately preceding state. The system comprises a read only memory (ROM) (or alternatively a static RAM) having coded at each address in bit positions 2 through n the address of either the output signal to be controlled, the input signal to be sensed or the next ROM address. Bit position 0 indicates whether an output or input is to be selected and bit position 1 either determines the desired state of the input that is selected or routes the 2 through n bit position address to select the output or to set a new address for the ROM. Accordingly bits 0 and 1 from the ROM are combined with the selected input in a logical circuit comprising gates and inverters to either increment the ROM address buffer or jump to a new address.
Inventors
- 👤 Michael E. Wilmer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 07:27
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/04; G05B19/045
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
219 words
A programmable controller adapted to control an automated device, comprising: a programmable memory adapted to store a plurality of binary words at corresponding addressable locations therein, each word comprising binary bits, bit 0 and 1 containing an operating instruction and bits 2 through n containing a binary address code; an input selector adapted to receive a plurality of input signals from said device and connected to receive said bits 2 through n for selecting one of said input signals corresponding to said address code on said bits 2 through n; address buffer means connected to said memory for selecting said addressable locations therein; output buffer means adapted for connection to said device for applying control signals thereto; and gating means connected to receive said bits 0 and 1 from said memory and a selected one of said input signals from said selector for applying said bits 2 through n to said address or output buffer when said bit 0 is of a first polarity according to the polarity of said bit 1 and for applying said bits 2 through n to said selector when said bit 0 is of a second polarity and loading or incrementing said address buffer means according to the relationship of the polarity of said selected one of said input signals with said bit 1.
Claim 2
Dependent Claim
219 words
A programmable controller adapted to control an automated device, comprising: a programmable memory adapted to store a plurality of binary words at corresponding addressable locations therein, each word comprising binary bits, bit 0 and 1 containing an operating instruction and bits 2 through n containing a binary address code; an input selector adapted to receive a plurality of input signals from said device and connected to receive said bits 2 through n for selecting one of said input signals corresponding to said address code on said bits 2 through n; address buffer means connected to said memory for selecting said addressable locations therein; output buffer means adapted for connection to said device for applying control signals thereto; and gating means connected to receive said bits 0 and 1 from said memory and a selected one of said input signals from said selector for applying said bits 2 through n to said address or output buffer when said bit 0 is of a first polarity according to the polarity of said bit 1 and for applying said bits 2 through n to said selector when said bit 0 is of a second polarity and loading or incrementing said address buffer means according to the relationship of the polarity of said selected one of said input signals with said bit 1.
Claim 3
Dependent Claim
32 words
Apparatus according to claim 1 wherein: said gating means includes an exclusive OR circuit connected to receive a predetermined combination of said bit 1 and said selected one of said input signals.
Claim 4
Dependent Claim
79 words
Apparatus according to claim 2 wherein: said address buffer means includes an address register connected to receive said bits 2 through n when said bits 0 and 1 are of a first predetermined relationship and an address buffer adapted to receive the contents of said address register when the output signal from said exclusive OR circuit is of a first polarity and to increment said address buffer when said exclusive OR circuit output signal is of a second polarity.
Claim 5
Dependent Claim
34 words
Apparatus according to claim 3 wherein: said output buffer means comprises an output buffer adapted to receive said bits 2 through n when said bits 0 and 1 are of a second predetermined relationship.
Claim 6
Dependent Claim
13 words
Apparatus according to claim 4 wherein: said memory comprises a read only memory.
Claim 7
Dependent Claim
14 words
Apparatus according to claim 4 wherein: said memory comprises a static random access memory.
Claim 8
Dependent Claim
176 words
A programmable device controller comprising: input selecting means adapted to receive a plurality of input signals from said device for selecting one thereof according to an address code applied thereto; output buffer means connected for controlled receipt of said address code for producing a plurality of control signals corresponding thereto and adapted to be connected to selected elements of said device; memory means for storing a plurality of binary words at addressable locations thereof each word including an instruction field adapted to contain four instructions and an address field adapted to contain said address code; address buffer means connected for controlled receipt of said address code and conformed to increment and load said address code to said address means; and gating means connected to receive said instruction field from said memory means and said selected input signal from said selecting means for alternatively providing an enabling signal to output buffer means, a load signal or an incrementing signal to said address buffer means according to the binary code on said instruction field and said input signal.
Claim 9
Dependent Claim
176 words
A programmable device controller comprising: input selecting means adapted to receive a plurality of input signals from said device for selecting one thereof according to an address code applied thereto; output buffer means connected for controlled receipt of said address code for producing a plurality of control signals corresponding thereto and adapted to be connected to selected elements of said device; memory means for storing a plurality of binary words at addressable locations thereof each word including an instruction field adapted to contain four instructions and an address field adapted to contain said address code; address buffer means connected for controlled receipt of said address code and conformed to increment and load said address code to said address means; and gating means connected to receive said instruction field from said memory means and said selected input signal from said selecting means for alternatively providing an enabling signal to output buffer means, a load signal or an incrementing signal to said address buffer means according to the binary code on said instruction field and said input signal.
Claim 10
Dependent Claim
36 words
Apparatus according to claim 7 wherein: said gating means includes an exclusive OR circuit connected to receive a selected bit from said instruction field and said selected one of said input signals from said selecting means.
Claim 11
Dependent Claim
91 words
Apparatus according to claim 8 wherein: said address buffer means includes an address register connected to receive said address code when said instruction code is in a first binary code group and an address buffer connected to receive the contents of said address register when a selected one bit of said instruction field is in a predetermined first relationship with said exclusive OR circuit output signal and to increment when said selected one bit of said instruction code is in a second predetermined relationship with said exclusive OR circuit output signal.
Claim 12
Dependent Claim
38 words
Apparatus according to claim 9 wherein: said output buffer means comprises an output buffer connected to receive said address code for producing said control signals corresponding thereto when said instruction code is in a second binary code group.
Claim 13
Dependent Claim
14 words
Apparatus according to claim 10 wherein: said memory means comprises a programmable static memory.
Claim 14
Dependent Claim
132 words
A programmable device controller adapted to provide control signals to an automated device in response to feedback signals originating therefrom comprising: memory means having stored therein at respective addressable locations a plurality of binary words each comprising a first field including an instruction code and a second field including an address code; and selection means connected to receive said instruction code and adapted to receive said feedback signals for selecting one of said feedback signals according to said address code when said instruction code is in a first binary code group and incrementing or returning said address code to said memory means according to the polarity of said one feedback signal, or applying said address code to produce said control signals when said instruction code is in a second binary code group.
Claim 15
Dependent Claim
132 words
A programmable device controller adapted to provide control signals to an automated device in response to feedback signals originating therefrom comprising: memory means having stored therein at respective addressable locations a plurality of binary words each comprising a first field including an instruction code and a second field including an address code; and selection means connected to receive said instruction code and adapted to receive said feedback signals for selecting one of said feedback signals according to said address code when said instruction code is in a first binary code group and incrementing or returning said address code to said memory means according to the polarity of said one feedback signal, or applying said address code to produce said control signals when said instruction code is in a second binary code group.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-02-20 | 1981-08-22 | 1982-02-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-02-20 | 1985-08-22 | 1986-02-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-02-20 | 1989-08-22 | 1990-02-21 | $7700.00 | Window Closed / Lapsed |