Patent US5041741A successfully refreshed from Google Patents.
US5041741A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transient immune input buffer
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1990-09-14
•
Granted: 1991-08-20
•
Expires: 2010-09-14
Abstract
Abstract A transient immune bistable input buffer circuit. The circuit comprises a filter connected between an input and a reference voltage terminal to the circuit for reducing the sensitivity of the circuit to a voltage transient on the terminal.
Inventors
- 👤 David P. Steele
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 16:02
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
109 words
An integrated circuit having reduced sensitivity to voltage transients on first and second reference voltage terminals connected thereto, comprising: first and second complementary transistors series connected between said first and second reference voltage terminals; a first capacitor connected between said first reference voltage terminal and a control electrode of said first transistor; a second capacitor connected between said second reference voltage terminal and a control electrode of said second transistor; an input terminal connected to the control electrodes of said first and second transistors for receiving an input signal; and an output terminal connected to the common point between said first and second transistors for providing an output signal.
Claim 2
Dependent Claim
109 words
An integrated circuit having reduced sensitivity to voltage transients on first and second reference voltage terminals connected thereto, comprising: first and second complementary transistors series connected between said first and second reference voltage terminals; a first capacitor connected between said first reference voltage terminal and a control electrode of said first transistor; a second capacitor connected between said second reference voltage terminal and a control electrode of said second transistor; an input terminal connected to the control electrodes of said first and second transistors for receiving an input signal; and an output terminal connected to the common point between said first and second transistors for providing an output signal.
Claim 3
Dependent Claim
40 words
The circuit of claim 1 further comprising: a first resistor connected between the control electrode of said first transistor and said input terminal; and a second resistor connected between the control electrode of said first transistor and said input terminal.
Claim 4
Dependent Claim
34 words
The circuit of claim 2 wherein said first capacitor and first resistor are sized to form a high pass filter between said first reference voltage terminal and the control electrode of said first transistor.
Claim 5
Dependent Claim
34 words
The circuit of claim 2 wherein said second capacitor and second resistor are sized to form a high pass filter between said second reference voltage terminal and the control electrode of said second transistor.
Claim 6
Dependent Claim
20 words
The circuit of claim 1 wherein said first and second complementary transistors are PMOS and NMOS field effect transistors, respectively.
Claim 7
Dependent Claim
27 words
The circuit of claim 1 further comprising: an inverter connected between said first and second reference voltage terminals and having an input connected to said output terminal.
Claim 8
Dependent Claim
70 words
A bistable integrated circuit connected to a first reference voltage terminal comprising: a first filter connected between an input to said circuit and said first reference voltage terminal for reducing the sensitivity of said circuit to a voltage transient on said terminal; wherein said filter is a high pass filter from said first reference voltage terminal to said circuit, and a low pass filter from said input to said circuit.
Claim 9
Dependent Claim
70 words
A bistable integrated circuit connected to a first reference voltage terminal comprising: a first filter connected between an input to said circuit and said first reference voltage terminal for reducing the sensitivity of said circuit to a voltage transient on said terminal; wherein said filter is a high pass filter from said first reference voltage terminal to said circuit, and a low pass filter from said input to said circuit.
Claim 10
Dependent Claim
94 words
A bistable integrated circuit connected to a first reference voltage terminal comprising: a first filter connected between an input to said circuit and said first reference voltage terminal for reducing the sensitivity of said circuit to a voltage transient on said first reference voltage terminal; and a first level sensitive element connected to said first reference voltage terminal and having a control electrode coupled to said input; wherein said filter includes a resistor connected between said input and control electrode, and a capacitor connected between said control electrode and said first reference voltage terminal.
Claim 11
Dependent Claim
94 words
A bistable integrated circuit connected to a first reference voltage terminal comprising: a first filter connected between an input to said circuit and said first reference voltage terminal for reducing the sensitivity of said circuit to a voltage transient on said first reference voltage terminal; and a first level sensitive element connected to said first reference voltage terminal and having a control electrode coupled to said input; wherein said filter includes a resistor connected between said input and control electrode, and a capacitor connected between said control electrode and said first reference voltage terminal.
Claim 12
Dependent Claim
25 words
The circuit of claim 8 wherein said control electrode and capacitor are formed on the same doped region to minimize parasitic capacitance on said electrode.
Claim 13
Dependent Claim
47 words
The circuit of claim 8 wherein said circuit is further connected to a second reference voltage terminal further comprising: a second filter connected between said input and said second reference voltage terminal for reducing the sensitivity of said circuit to a transient voltage on said second terminal.
Claim 14
Dependent Claim
34 words
The circuit of claim 10 wherein said second filter is a high pass filter from said second reference voltage terminal to said circuit, and a low pass filter from said input to said circuit.
Claim 15
Dependent Claim
59 words
The circuit of claim 10 further comprising: a second level sensitive element connected to said second reference voltage terminal and having a control electrode connected to said input; wherein said second filter includes a resistor connected between said input and second element control electrode, and a capacitor connected between said second element control electrode and second reference voltage terminal.
Claim 16
Dependent Claim
25 words
The circuit of claim 12 wherein said control electrode and capacitor are formed on the same doped region to minimize parasitic capacitance on said electrode.
Claim 17
Dependent Claim
21 words
The circuit of claim 10 wherein said level sensitive elements are complementary MOS transistors series connected between said reference voltage terminals.
References Cited (Backward Citations)
US2860260A
Cited
US3751682A
Cited
US3911296A
Cited
US3898482A
Cited
US4209713A
Cited
US4103187A
Cited
US4409677A
Cited
GB2089611A
Cited
US4477736A
Cited
US4527077A
Cited
US4477741A
Cited
US4754170A
Cited
US4785203A
Cited
US4801826A
Cited
US4868627A
Cited
US4908528A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-19 | 1995-02-18 | 1995-08-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-19 | 1999-02-18 | 1999-08-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-19 | 2003-02-18 | 2003-08-20 | $7700.00 | Window Closed / Lapsed |