Patent US5032890A successfully refreshed from Google Patents.
US5032890A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit with dummy patterns
Assignee: Toshiba Corp
•
Filing: 1989-01-30
•
Granted: 1991-07-16
•
Expires: 2009-01-30
Abstract
Abstract A semiconductor integrated circuit device including a semiconductor substrate, a lower interconnection layer pattern formed along first parallel lines on the substrate, an insulating layer formed on the pattern, and an upper interconnection layer pattern formed along second parallel lines perpendicularly intersecting with the first parallel lines on the insulating layer. A dummy pattern made of the same material as that of the lower interconnection layer pattern, and not electrically connected to the upper and lower interconnection layer patterns, is formed in a region which is arranged below the upper interconnection layer pattern and in which the first parallel lines intersect the second parallel lines. The dummy pattern has the same level as that of the lower interconnection layer pattern, has no lower interconnection layer pattern, and is adjacent to the lower interconnection layer pattern, at a predetermined interval from the lower interconnection layer pattern. By arranging such a dummy pattern, the insulating layer formed on the lower interconnection layer is flattened, thereby preventing disconnection of the upper interconnection layer.
Inventors
- 👤 Yukihiro Ushiku
- 👤 Takashi Mitsuhashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 09:36
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/435; H10W20/495
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
135 words
A semiconductor integrated circuit device, comprising: a semiconductor substrate, a lower interconnection layer pattern formed along first parallel lines on said substrate, an insulating layer formed on said lower pattern, and an upper interconnection layer pattern formed along second parallel lines on said layer, said second parallel lines perpendicularly intersecting with said first parallel lines, and a plurality of discrete dummy patterns made of the same material as that of said lower interconnection layer pattern, and not electrically connected to said upper and lower interconnection layer patterns, formed only at intersections of said first parallel lines and said second parallel lines, said dummy patterns having the same level as that of said lower interconnection layer pattern, and being adjacent to said lower interconnection layer pattern, at a predetermined interval from said lower interconnection layer pattern.
Claim 2
Dependent Claim
135 words
A semiconductor integrated circuit device, comprising: a semiconductor substrate, a lower interconnection layer pattern formed along first parallel lines on said substrate, an insulating layer formed on said lower pattern, and an upper interconnection layer pattern formed along second parallel lines on said layer, said second parallel lines perpendicularly intersecting with said first parallel lines, and a plurality of discrete dummy patterns made of the same material as that of said lower interconnection layer pattern, and not electrically connected to said upper and lower interconnection layer patterns, formed only at intersections of said first parallel lines and said second parallel lines, said dummy patterns having the same level as that of said lower interconnection layer pattern, and being adjacent to said lower interconnection layer pattern, at a predetermined interval from said lower interconnection layer pattern.
Claim 3
Dependent Claim
15 words
A device according to claim 1, wherein said first and second parallel lines are grids.
Claim 4
Dependent Claim
16 words
A device according to claim 1, wherein other dummy patterns are formed between uppermost interconnection patterns.
Claim 5
Dependent Claim
143 words
A semiconductor integrated circuit device, comprising: a semiconductor substrate, a lower interconnection layer pattern formed on the substrate, an insulating layer formed on said lower pattern, and an upper interconnection layer pattern formed on the layer, and a dummy pattern made of the same material as that of the lower interconnection layer pattern, and not electrically connected to the upper and lower interconnection layer patterns, formed in regions arranged below the upper interconnection layer pattern and obtained by uniformly reducing, by at least a separation interval between said adjacent lower interconnection layer patterns, remaining regions obtained by subtracting said lower interconnection layer pattern from said upper interconnection layer pattern, said dummy pattern having the same level as that of the lower interconnection layer pattern and being adjacent to the lower interconnection layer pattern, at a predetermined interval from the lower interconnection layer pattern.
Claim 6
Dependent Claim
143 words
A semiconductor integrated circuit device, comprising: a semiconductor substrate, a lower interconnection layer pattern formed on the substrate, an insulating layer formed on said lower pattern, and an upper interconnection layer pattern formed on the layer, and a dummy pattern made of the same material as that of the lower interconnection layer pattern, and not electrically connected to the upper and lower interconnection layer patterns, formed in regions arranged below the upper interconnection layer pattern and obtained by uniformly reducing, by at least a separation interval between said adjacent lower interconnection layer patterns, remaining regions obtained by subtracting said lower interconnection layer pattern from said upper interconnection layer pattern, said dummy pattern having the same level as that of the lower interconnection layer pattern and being adjacent to the lower interconnection layer pattern, at a predetermined interval from the lower interconnection layer pattern.
Claim 7
Dependent Claim
104 words
A device according to claim 4, wherein said dummy pattern is formed in regions obtained by uniformly reducing remaining regions obtained by subtracting said lower interconnection layer pattern from said upper interconnection layer pattern, so that sides of said remaining regions opposing said lower interconnection layer patterns are separated from said lower interconnection patterns by said separation interval between said adjacent lower interconnection layer patterns, and that sides not opposing said lower interconnection layer patterns are separated from adjacent downward extensions of sides of said upper connection layer pattern by no more than half said separation interval between said adjacent lower interconnection layer patterns.
References Cited (Backward Citations)
EP0026233A1
Cited
EP0061939A2
Cited
EP0096455A2
Cited
US4587549A
Cited
EP0206444A1
Cited
JPS61276345A
Cited
DE3640363A1
Cited
JPS6392042A
Cited
US4949162A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-07-15 | 1995-01-14 | 1995-07-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-07-15 | 1999-01-14 | 1999-07-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-07-15 | 2003-01-14 | 2003-07-16 | $7700.00 | Window Closed / Lapsed |