Patent US5025306A successfully refreshed from Google Patents.
US5025306A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Assembly of semiconductor chips
Assignee: Texas Instruments Inc
•
Filing: 1988-08-09
•
Granted: 1991-06-18
•
Expires: 2008-08-09
Abstract
Abstract A three dimensional package having at least one semiconductor chip having input/output conductive pads along its periphery includes a dielectric carrier over at least a portion of the chip and a plurality of conductors mounted on the carrier between the chip and the dielectric carrier. The plurality of conductors are mounted within the periphery of the chip with one end connected to the conductive pads and with the other end of the plurality of conductors exiting from the same side of the chip. The plurality of conductors exiting from the same side are electrically coupled to an interconnect substrate.
Inventors
- 👤 Randall E. Johnson
- 👤 James M. Drumm
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 10:05
CPC Classifications
H; H10; H10W; H10W90/00; H10W70/00; H10W70/60; H10W70/611; H10W90/401; H10W72/00; H10W72/01; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/60; H10W72/834; H10W90/20; H10W90/284; H10W90/291; H10W90/701; H10W90/721; H10W90/724; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
107 words
A three dimensional circuit package comprising: a first semiconductor circuit chip having pads on its periphery; a first dielectric carrier over at least a portion of said first chip; a first plurality of conductors positioned on the carrier between said first chip and said carrier, substantially within the periphery of said chip, one end of each conductor connected to a chip pad, and the other end of each connector extending beyond a single edge of said chip; and an interconnect substrate having a plurality of conductive means thereon electrically interconnected with the ends of said first plurality of conductors that extend beyond said edge of the chip.
Claim 2
Dependent Claim
107 words
A three dimensional circuit package comprising: a first semiconductor circuit chip having pads on its periphery; a first dielectric carrier over at least a portion of said first chip; a first plurality of conductors positioned on the carrier between said first chip and said carrier, substantially within the periphery of said chip, one end of each conductor connected to a chip pad, and the other end of each connector extending beyond a single edge of said chip; and an interconnect substrate having a plurality of conductive means thereon electrically interconnected with the ends of said first plurality of conductors that extend beyond said edge of the chip.
Claim 3
Dependent Claim
16 words
A package according to claim 1 wherein said first chip and said interconnect substrate are orthogonal.
Claim 4
Dependent Claim
204 words
A three dimensional circuit package comprising: a first semiconductor circuit chip having pads on its periphery; a first dielectric carrier over at least a portion of said first chip; a first plurality of conductors positioned on the carrier between said first chip and said first carrier, substantially within the periphery of said first chip, one end of each conductor connected to a chip pad, and the other end of each connector extending beyond a single edge of said first chip; a second semiconductor circuit chip having second pads on its periphery; a second dielectric carrier over at least a portion of said second chip; a second plurality of conductors mounted on the second carrier between said second chip and said second carrier, substantially within the periphery of said second chip, one end of each of said second conductors connected to said second pads, and the other end of each of said second conductors extending beyond the same edge of said second chip as the corresponding edge of said first chip; and an interconnect substrate having a plurality of conductive means thereon electrically interconnected with said first and second plurality of conductor ends that extend beyond the end of said first and second chips, respectively.
Claim 5
Dependent Claim
204 words
A three dimensional circuit package comprising: a first semiconductor circuit chip having pads on its periphery; a first dielectric carrier over at least a portion of said first chip; a first plurality of conductors positioned on the carrier between said first chip and said first carrier, substantially within the periphery of said first chip, one end of each conductor connected to a chip pad, and the other end of each connector extending beyond a single edge of said first chip; a second semiconductor circuit chip having second pads on its periphery; a second dielectric carrier over at least a portion of said second chip; a second plurality of conductors mounted on the second carrier between said second chip and said second carrier, substantially within the periphery of said second chip, one end of each of said second conductors connected to said second pads, and the other end of each of said second conductors extending beyond the same edge of said second chip as the corresponding edge of said first chip; and an interconnect substrate having a plurality of conductive means thereon electrically interconnected with said first and second plurality of conductor ends that extend beyond the end of said first and second chips, respectively.
Claim 6
Dependent Claim
23 words
A package according to claim 3 further including a first dielectric spacer positioned between said first chip and said first plurality of conductors.
Claim 7
Dependent Claim
14 words
A package according to claim 4 wherein said dielectric spacer is an adhesive layer.
Claim 8
Dependent Claim
23 words
A package according to claim 4 further including a second dielectric spacer positioned between said second chip and said second plurality of conductors.
Claim 9
Dependent Claim
14 words
A package according to claim 6 wherein said dielectric spacer is an adhesive layer.
Claim 10
Dependent Claim
21 words
A package according to claim 6 further including a third dielectric spacer between said first chip and said second dielectric carrier.
Claim 11
Dependent Claim
18 words
A package according to claim 3 wherein said first and second chips and said interconnect substrate are orthogonal.
Claim 12
Dependent Claim
12 words
A package according to claim 3 further including encapsulation surround said package.
References Cited (Backward Citations)
US2913632A
Cited
US3613226A
Cited
US3430104A
Cited
US3312871A
Cited
US3441805A
Cited
US3372310A
Cited
US3462317A
Cited
US3436604A
Cited
US3402331A
Cited
US3643232A
Cited
US3581385A
Cited
US3507766A
Cited
US3681134A
Cited
US3604989A
Cited
US3585712A
Cited
US3606679A
Cited
US3634731A
Cited
US3771217A
Cited
US3754170A
Cited
US3851221A
Cited
US3949274A
Cited
US4237522A
Cited
US4646128A
Cited
US4525921A
Cited
FR2515876A1
Cited
US4706166A
Cited
US4730232A
Cited
US4730238A
Cited
US4801992A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-17 | 1994-12-17 | 1995-06-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-17 | 1998-12-17 | 1999-06-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-17 | 2002-12-17 | 2003-06-18 | $7700.00 | Window Closed / Lapsed |