US5024967A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Doping procedures for semiconductor devices
Assignee: Agere Systems LLC
•
Filing: 1989-06-30
•
Granted: 1991-06-18
•
Expires: 2009-06-30
Abstract
Abstract A process is described for making semiconductor devices with highly controlled doping profiles. The process involves minimizing or eliminating segregation effects caused by surface electric fields created by Fermi-level pinning. These electric fields act on dopant ions and cause migration from the original deposition site of the doplant ions. Dopant ions are effectively shielded from the surface electric fields by illumination of the growth surfaces and by background doping. Also, certain crystallographic directions in certain semiconductors do not show Fermi-level pinning and lower growth temperatures retard or eliminate segregation effects. Devices are described which exhibit enhanced characteristics with highly accurate and other very narrow doping profiles.
Inventors
- 👤 Rose F. Kopf
- 👤 J. M. Kuo
- 👤 Henry S. Luftman
- 👤 Erdmann F. Schubert
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 03:29
CPC Classifications
H; H10; H10P; H10P32/00; Y; Y10; Y10S; Y10S148/00; Y10S148/041; Y10S148/048; Y10S148/071; Y10S148/094; Y10S438/00; Y10S438/914; Y10S438/925
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
119 words
A process for fabricating a semiconductor device comprising a semiconductor body with a doped region having a doping profile, which comprises the steps of growing semiconductor material on a surface of a semiconductor body comprising a doped region with a doping profile, and minimizing or eliminating segregation effects of surface electric fields, formed by Fermi-level pinning, on the dopants in the doped region, said minimizing or elimination being effected by illuminating the surface of the semiconductor body, on which growth is taking place, with radiation at least some of which has energy greater than the band gap of the semiconductor so as to create electron-hole pairs and shield the surface electric field from the dopants in the doped region.
Claim 2
Dependent Claim
119 words
A process for fabricating a semiconductor device comprising a semiconductor body with a doped region having a doping profile, which comprises the steps of growing semiconductor material on a surface of a semiconductor body comprising a doped region with a doping profile, and minimizing or eliminating segregation effects of surface electric fields, formed by Fermi-level pinning, on the dopants in the doped region, said minimizing or elimination being effected by illuminating the surface of the semiconductor body, on which growth is taking place, with radiation at least some of which has energy greater than the band gap of the semiconductor so as to create electron-hole pairs and shield the surface electric field from the dopants in the doped region.
Claim 3
Dependent Claim
36 words
The process of claim 1 in which the semiconductor material is grown by a procedure selected from the group consisting of molecular beam epitaxy, liquid phase epitaxy, vapor phase epitaxy and metal organic chemical vapor deposition.
Claim 4
Dependent Claim
16 words
The process of claim 2 in which the semiconductor material is grown by molecular beam epitaxy.
Claim 5
Dependent Claim
19 words
The process of claim 1 in which the doping profile has a half width of less than 100 Angstroms.
Claim 6
Dependent Claim
15 words
The process of claim 4 in which the half width is less than 20 Angstroms.
Claim 7
Dependent Claim
19 words
The process of claim 1 in which the doping profile has a half width of less than 400 Angstroms.
Claim 8
Dependent Claim
51 words
The process of claim 1 in which, prior to growing said semiconductor material, background doping is provided between the surface on which the semiconductor is to be grown and the doped region, the conductivity type of the dopant used for background doping being opposite to the dopants in the doped region.
Claim 9
Dependent Claim
27 words
The process of claim 1 in which said semiconductor material is grown on a crystallographic surface of the bulk semiconductor material where there is no Fermi-level pinning.
Claim 10
Dependent Claim
21 words
The process of claim 1 in which the growth of said semiconductor material is conducted at a temperature below 500° C.
Claim 11
Dependent Claim
28 words
The process of claim 1 in which said illumination is continued until the temperature of the semiconductor is reduced to a temperature range wherein segregation effects are negligible.
Claim 12
Dependent Claim
14 words
The process of claim 1, in which the device comprises a field effect transistor.
Claim 13
Dependent Claim
15 words
The process of claim 1, in which the device comprises a selectively doped heterostructure transistor.
Claim 14
Dependent Claim
16 words
The process of claim 1, in which the device comprises a selectively doped quantum well structure.
Claim 15
Dependent Claim
14 words
The process of claim 1, in which the device comprises a light emitting diode.
Claim 16
Dependent Claim
13 words
The process of claim 1, in which the device comprises a semiconductor laser.
Claim 17
Dependent Claim
13 words
The process of claim 1, in which the devices include a heterobipolar transistor.
Claim 18
Dependent Claim
19 words
The process of claim 4, in which the half width of the doping profile is less than 50 Angstroms.
References Cited (Backward Citations)
JPS4992566A
Cited
US3941624A
Cited
US4071383A
Cited
US4086108A
Cited
FR2388413A1
Cited
GB2034972A
Cited
US4447276A
Cited
JPS5958878A
Cited
US4766087A
Cited
US4645687A
Cited
US4581248A
Cited
US4583110A
Cited
GB2170043A
Cited
GB2169444A
Cited
US4847216A
Cited
US4659401A
Cited
JPS63138765A
Cited
US4829021A
Cited
US4843031A
Cited
US4843029A
Cited
US4800100A
Cited
US4871692A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-17 | 1994-12-17 | 1995-06-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-17 | 1998-12-17 | 1999-06-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-17 | 2002-12-17 | 2003-06-18 | $7700.00 | Window Closed / Lapsed |