US5021857A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Two dimensional electron gas semiconductor device
Assignee: Fujitsu Ltd
•
Filing: 1989-11-29
•
Granted: 1991-06-04
•
Expires: 2009-11-29
Abstract
Abstract A semiconductor device composed of an E-mode transistor and a D-mode transistor and utilizing a two-dimensional electron gas, comprising: a semi-insulating substrate (41); a channel layer (42); a carrier-supply layer (43); a threshold voltage adjusting layer (44); a first etching-stoppable layer (45); an ohmic-contactable layer; a second etching-stoppable layer (49); and a contact cap layer (50), these layers being epitaxially and successively formed on the substrate (41); source and drain electrodes (60-63) formed on the contact cap layer (50); a first gate electrode (66) of the E-mode transistor formed in a first recess (57E); and a second gate electrode (67) of the D-mode transistor formed in a second recess (57D); characterized in that the device further comprises a third etching-stoppable layer (47) which is formed in the ohmic-contactable layer to divide it into an upper portion layer (48) and a lower portion layer (46) thinner than the upper layer (48). In the formation of the first recess (57E), the upper portion layer (48) and the lower portion layer (46) are selectively and isotropically etched, and in the formation of the second recess (57D), the contact cap layer (50) and the upper portion layer (48) are selectively and isotropically etched.
Inventors
- 👤 Haruyoshi Suehiro
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 05:50
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/475; H10D30/4755; H10D30/01; H10D30/015; H10D64/00; H10D64/60; H10D64/62; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0163; H10D84/02; H10D84/05; H10D84/80; H10D84/86; H10D86/00; H10D86/01; H10P; H10P50/00; H10P50/20; H10P50/24; H10P50/246; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/074
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
288 words
A semiconductor device comprising an enhancement-mode transistor and a depletion-mode transistor and utilizing a two-dimensional carrier gas, comprising: a semi-insulating substrate; a first semiconductor layer including a channel layer; a second semiconductor layer having an electron affinity smaller than that of said first semiconductor layer; a third semiconductor layer including a threshold voltage adjusting layer for the depletion-mode transistor and having an etch rate larger than that of said second semiconductor layer; a fourth semiconductor layer including a first etching-stoppable layer; a fifth semiconductor layer including an ohmic-contactable layer and having an etch rate larger than that of said fourth semiconductor layer; a sixth semiconductor layer including a second etching-stoppable layer; and a seventh semiconductor layer including a contact cap layer and having an etch rate larger than that of said sixth semiconductor layer, said first through seventh semiconductor layers being epitaxially and successively formed on said substrate; source and drain electrodes at least partially lying on said seventh semiconductor layer; a first gate electrode for the enhancement-mode transistor formed in a first recess extending to said second semiconductor layer; a second gate electrode for the depletion-mode transistor formed in a second recess extending to said fourth semiconductor layer, an eighth semiconductor layer including a third etching-stoppable layer and having an etch rate smaller than that of said fifth semiconductor layer and formed in the fifth semiconductor layer so as to divide said fifth semiconductor layer into an upper portion layer and a lower portion layer thinner than said upper portion layer, said first gate electrode does not contact said fourth through seventh semiconductor layers and said second gate electrode does not contact said eighth semiconductor layer, said upper portion layer, and said sixth and seventh semiconductor layers.
Claim 2
Dependent Claim
288 words
A semiconductor device comprising an enhancement-mode transistor and a depletion-mode transistor and utilizing a two-dimensional carrier gas, comprising: a semi-insulating substrate; a first semiconductor layer including a channel layer; a second semiconductor layer having an electron affinity smaller than that of said first semiconductor layer; a third semiconductor layer including a threshold voltage adjusting layer for the depletion-mode transistor and having an etch rate larger than that of said second semiconductor layer; a fourth semiconductor layer including a first etching-stoppable layer; a fifth semiconductor layer including an ohmic-contactable layer and having an etch rate larger than that of said fourth semiconductor layer; a sixth semiconductor layer including a second etching-stoppable layer; and a seventh semiconductor layer including a contact cap layer and having an etch rate larger than that of said sixth semiconductor layer, said first through seventh semiconductor layers being epitaxially and successively formed on said substrate; source and drain electrodes at least partially lying on said seventh semiconductor layer; a first gate electrode for the enhancement-mode transistor formed in a first recess extending to said second semiconductor layer; a second gate electrode for the depletion-mode transistor formed in a second recess extending to said fourth semiconductor layer, an eighth semiconductor layer including a third etching-stoppable layer and having an etch rate smaller than that of said fifth semiconductor layer and formed in the fifth semiconductor layer so as to divide said fifth semiconductor layer into an upper portion layer and a lower portion layer thinner than said upper portion layer, said first gate electrode does not contact said fourth through seventh semiconductor layers and said second gate electrode does not contact said eighth semiconductor layer, said upper portion layer, and said sixth and seventh semiconductor layers.
Claim 3
Dependent Claim
25 words
A semiconductor device according to claim 1, wherein each of said first and second gate electrodes has a gate length of 1 μm or less.
Claim 4
Dependent Claim
28 words
A semiconductor device according to claim 1, wherein a thickness of said lower portion layer is smaller than a half of a thickness of said upper portion layer.
Claim 5
Dependent Claim
28 words
A semiconductor device according to claim 3, wherein said thickness of said lower portion layer is smaller than one fourth of said thickness of said upper portion layer.
Claim 6
Dependent Claim
17 words
A semiconductor device according to claim 1, wherein the two-dimensional carrier gas is a two-dimensional electron gas.
Claim 7
Dependent Claim
15 words
A semiconductor device according to claim 5, wherein the transistors are high electron mobility transistors.
Claim 8
Dependent Claim
29 words
A semiconductor device according to claim 1, wherein said first, third, fifth and seventh semiconductor layers include GaAs and the second, fourth, sixth and eighth semiconductor layer include AlGaAs.
Claim 9
Dependent Claim
271 words
A semiconductor device including an enhancement-mode transistor and a depletion-mode transistor, comprising: a semi-insulating substrate; a channel layer formed on said semi-insulating substrate; a carrier-supply layer formed on said channel layer and having an electron affinity smaller than that of said first semiconductor layer; a threshold voltage adjusting layer formed on said carrier-supply layer and having an etch rate larger than that of said carrier-supply layer; a first etch-stop layer formed on said threshold voltage adjusting layer; a first ohmic-contactable layer formed on said first etch-stop layer and having an etch rate larger than that of said first etch-stop layer; a second etch-stop layer formed on said first ohmic-contactable layer; a second ohmic-contactable layer formed on said second etch-stop layer and having an etch rate larger than that of said second etch-stop layer; a third etch-stop layer formed on said second ohmic-contactable layer; a contact cap layer formed on said third etch-stop layer and having an etch rate larger than that of said third etch-stop layer; source and drain electrodes at least partially lying on said contact cap layer; a first gate electrode for the enhancement-mode transistor formed in a first recess extending to said carrier-supply layer, said first gate electrode does not contact said first etch-stop layer, said first ohmic-=contactable layer, said second etch-stop layer, said second ohmic-contactable layer, said third etch-stop layer and said contact cap layer; a second gate electrode for the depletion-mode transistor formed in a recess extending to said first etch-stop layer, said second gate electrode does not contact said second etch-stop layer, said second ohmic-contactable layer, said third etch-stop layer and said contact cap layer.
Claim 10
Dependent Claim
271 words
A semiconductor device including an enhancement-mode transistor and a depletion-mode transistor, comprising: a semi-insulating substrate; a channel layer formed on said semi-insulating substrate; a carrier-supply layer formed on said channel layer and having an electron affinity smaller than that of said first semiconductor layer; a threshold voltage adjusting layer formed on said carrier-supply layer and having an etch rate larger than that of said carrier-supply layer; a first etch-stop layer formed on said threshold voltage adjusting layer; a first ohmic-contactable layer formed on said first etch-stop layer and having an etch rate larger than that of said first etch-stop layer; a second etch-stop layer formed on said first ohmic-contactable layer; a second ohmic-contactable layer formed on said second etch-stop layer and having an etch rate larger than that of said second etch-stop layer; a third etch-stop layer formed on said second ohmic-contactable layer; a contact cap layer formed on said third etch-stop layer and having an etch rate larger than that of said third etch-stop layer; source and drain electrodes at least partially lying on said contact cap layer; a first gate electrode for the enhancement-mode transistor formed in a first recess extending to said carrier-supply layer, said first gate electrode does not contact said first etch-stop layer, said first ohmic-=contactable layer, said second etch-stop layer, said second ohmic-contactable layer, said third etch-stop layer and said contact cap layer; a second gate electrode for the depletion-mode transistor formed in a recess extending to said first etch-stop layer, said second gate electrode does not contact said second etch-stop layer, said second ohmic-contactable layer, said third etch-stop layer and said contact cap layer.
References Cited (Backward Citations)
US4635343A
Cited
US4733283A
Cited
US4742379A
Cited
EP0152126A2
Cited
JPS60231368A
Cited
EP0175437A1
Cited
US4615102A
Cited
DE3706274A1
Cited
JPS62202564A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-03 | 1994-12-03 | 1995-06-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-03 | 1998-12-03 | 1999-06-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-03 | 2002-12-03 | 2003-06-04 | $7700.00 | Window Closed / Lapsed |