Patent US5017807A successfully refreshed from Google Patents.
US5017807A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output buffer having capacitive drive shunt for reduced noise
Assignee: Nokia Bell Labs
•
Filing: 1990-07-05
•
Granted: 1991-05-21
•
Expires: 2010-07-05
Abstract
Abstract An output buffer maintains low noise across a range of process variations, temperatures, and voltages. This is achieved by limiting the drive signal so as to reduce the switching speed of the output buffer as the other variables tend to increase the speed. This is accomplished by limiting the current through the pre-driver stage by controlling the conductance of a shunt transistor connected to a grounded capacitor.
Inventors
- 👤 John C. Kriz
- 👤 Mean-sea Tsay
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 14:15
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00369; H03K19/00384; H03K19/00346; H03K19/00361
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
183 words
An integrated circuit comprising a buffer including a pull-up transistor for pulling the voltage on a buffer output node to directly shunt a portion of a driving current to one of said pullup and pulldown transistors towards said constant voltage node through said shunt capacitor, wherein toward a first power supply voltage, and a pull-down transistor for pulling the voltage on said node toward a second power supply voltage in response to a buffer input signal, characterized in that said buffer further includes a shunt transistor and a shunt capacitor serially connected between the control electrode of at least one of said pull-up and pull-down transistors and a constant voltage node to directly shunt a portion of a driving current to one of said pull-up and pull-down transistors towards said constant voltage node through said shunt capacitor, wherein the conductance of said shunt transistor is controlled by compensation means to maintain the switching speed of said buffer more constant with respect to variations in at least one of the factors selected from the group consisting of process speed, operating temperature, and operating voltage.
Claim 2
Dependent Claim
183 words
An integrated circuit comprising a buffer including a pull-up transistor for pulling the voltage on a buffer output node to directly shunt a portion of a driving current to one of said pullup and pulldown transistors towards said constant voltage node through said shunt capacitor, wherein toward a first power supply voltage, and a pull-down transistor for pulling the voltage on said node toward a second power supply voltage in response to a buffer input signal, characterized in that said buffer further includes a shunt transistor and a shunt capacitor serially connected between the control electrode of at least one of said pull-up and pull-down transistors and a constant voltage node to directly shunt a portion of a driving current to one of said pull-up and pull-down transistors towards said constant voltage node through said shunt capacitor, wherein the conductance of said shunt transistor is controlled by compensation means to maintain the switching speed of said buffer more constant with respect to variations in at least one of the factors selected from the group consisting of process speed, operating temperature, and operating voltage.
Claim 3
Dependent Claim
26 words
The integrated circuit of claim 1 wherein said pull-up transistor is a p-channel field effect transistor and said pull-down transistor is a n-channel field effect transistor.
Claim 4
Dependent Claim
26 words
The integrated circuit of claim 1 wherein said pull-up transistor is a n-channel field effect transistor and said pull-down transistor is a n-channel field effect transistor.
Claim 5
Dependent Claim
59 words
The integrated circuit of claim 1 wherein a first shunt transistor and a first shunt capacitor are serially connected between the control electrode of said pull-up transistor and a constant voltage node, and wherein a second shunt transistor and a second shunt capacitor are serially connected between the control electrode of said pull-down transistor and a constant voltage node.
Claim 6
Dependent Claim
23 words
The integrated circuit of claim 1 wherein said buffer is an output buffer, with said buffer output node being connected to a bondpad.
Claim 7
Dependent Claim
27 words
The integrated circuit of claim 1 wherein said buffer is an on-chip driver, wherein said buffer output node is connected to a load on said integrated circuit.
Claim 8
Dependent Claim
50 words
The integrated circuit of claim 1 further comprising an inverter having a p-channel inverter pull-up transistor and a n-channel inverter pull-down transistor having their drains connected to the control electrode of said at least one of said pull-up and pull-down transistors, and having their sources connected to power supply voltages.
Claim 9
Dependent Claim
74 words
The integrated circuit of claim 7 further comprising a control transistor that controls the current flow through said p-channel inverter pull-up transistor and said n-channel inverter pull-down transistor, wherein the conductance of said control transistor is controlled by compensation means to maintain the switching speed of said buffer more constant with respect to variations in at least one of the factors selected from the group consisting of process speed, operating temperature, and operating voltage.
References Cited (Backward Citations)
US4499387A
Cited
US4823029A
Cited
US4797579A
Cited
US4859870A
Cited
US4894561A
Cited
US4849661A
Cited
US4947061A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-05-20 | 1994-11-19 | 1995-05-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-05-20 | 1998-11-19 | 1999-05-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-05-20 | 2002-11-19 | 2003-05-21 | $7700.00 | Window Closed / Lapsed |