US4999802A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Floating point arithmetic two cycle data flow
Assignee: International Business Machines Corp
•
Filing: 1989-01-13
•
Granted: 1991-03-12
•
Expires: 2009-01-13
Abstract
Abstract A processor for performing floating point arithmetic operations is provided that includes a circuit that performs a first floating point arithmetic operation on a set of operands in a first cycle and a second floating point arithmetic operation on an operand and a result of the first floating point arithmetic operation during a second cycle. A control circuit is provided for, in a third cycle, transferring a result of the second floating operation to the first floating point circuit for a first floating point operation in a next successive cycle while rounding the result of the second floating point operation.
Inventors
- 👤 Daniel Cocanougher
- 👤 Robert K. Montoye
- 👤 Myhong Nguyenphu
- 👤 Stephen L. Runyon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 22:57
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3885; G06F9/3889; G06F7/00; G06F7/38; G06F7/48; G06F7/483; G06F7/544; G06F7/5443; G06F7/499; G06F7/49942; G06F7/49947
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
101 words
An apparatus for performing floating point arithmetic operations, said apparatus comprising: means for performing a first floating point arithmetic operation on a set of operands in a first cycle; means for performing a second floating point arithmetic operation on an operand and a result of said first floating point arithmetic operation in a second cycle; control and rounding means for providing, during a third cycle, a result of the second floating point operation to the first floating point performing means for a first floating point operation in a next successive cycle while rounding the result of the second floating point operation.
Claim 2
Independent Claim
101 words
An apparatus for performing floating point arithmetic operations, said apparatus comprising: means for performing a first floating point arithmetic operation on a set of operands in a first cycle; means for performing a second floating point arithmetic operation on an operand and a result of said first floating point arithmetic operation in a second cycle; control and rounding means for providing, during a third cycle, a result of the second floating point operation to the first floating point performing means for a first floating point operation in a next successive cycle while rounding the result of the second floating point operation.
Claim 3
Dependent Claim
17 words
An apparatus according to claim 1 wherein said first floating point arithmetic operation is a multiply operation.
Claim 4
Dependent Claim
17 words
An apparatus according to claim 2 wherein said second floating point arithmetic operation is an add operation.
Claim 5
Dependent Claim
41 words
An apparatus according to claim 1 wherein said first floating point arithmetic operation means includes a combinational logic circuit and said control means includes means for providing a round signal to said combinational logic circuit if a round operation has occurred.
Claim 6
Dependent Claim
50 words
An apparatus according to claim 4 wherein said control means includes means for providing a second result to either the first or the second floating point operation means upon determining that either one of a next successive first or second floating point operation includes said second result as an operand.
Claim 7
Independent Claim
151 words
An apparatus for performing two floating point arithmetic operations in a pipeline comprising: means for storing a plurality of floating point operands; means connected to said storing means for performing a first floating point arithmetic operation on first and second stored operands; means connected to the storing means and said first floating point arithmetic operation means for performing a second floating point arithmetic operation on a third operand and a first result of the first floating point operation; means for rounding a second result of the second floating point operation; and control means for determining when the second result is in a next successive floating point operation to be performed by either the first or the second floating point arithmetic operation means and for providing said second result to either the first or the second floating point arithmetic operation means while the second result is being rounded in the rounding means.
Claim 8
Independent Claim
151 words
An apparatus for performing two floating point arithmetic operations in a pipeline comprising: means for storing a plurality of floating point operands; means connected to said storing means for performing a first floating point arithmetic operation on first and second stored operands; means connected to the storing means and said first floating point arithmetic operation means for performing a second floating point arithmetic operation on a third operand and a first result of the first floating point operation; means for rounding a second result of the second floating point operation; and control means for determining when the second result is in a next successive floating point operation to be performed by either the first or the second floating point arithmetic operation means and for providing said second result to either the first or the second floating point arithmetic operation means while the second result is being rounded in the rounding means.
Claim 9
Dependent Claim
17 words
An apparatus according to claim 6 wherein said first floating point arithmetic operation is a multiply operation.
Claim 10
Dependent Claim
17 words
An apparatus according to claim 7 wherein said second floating point arithmetic operation is an add operation.
References Cited (Backward Citations)
US3131293A
Cited
US3508038A
Cited
US3551665A
Cited
US3697734A
Cited
US3787673A
Cited
US4075704A
Cited
US4179734A
Cited
US4295203A
Cited
US4390961A
Cited
US4484300A
Cited
US4525796A
Cited
US4639886A
Cited
US4598359A
Cited
US4589067A
Cited
US4719589A
Cited
US4766564A
Cited
US4799182A
Cited
US4683547A
Cited
US4825400A
Cited
US4779220A
Cited
US4849923A
Cited
US4841467A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-03-11 | 1994-09-10 | 1995-03-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-03-11 | 1998-09-10 | 1999-03-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-03-11 | 2002-09-10 | 2003-03-12 | $7700.00 | Window Closed / Lapsed |