US4998028A — High speed CMOS logic device for providing ECL co…

Claim 1

Independent Claim 137 words

A CMOS drive circuit for providing level regulated small signal logic levels comprising: first and second serially connected N channel and P channel devices connected to first and second CMOS power supply connections, one of said devices supplying a voltage representing a logic level to a load connected to a junction of said serially connected devices; a feedback circuit connected between said junction and gate connections of said first and second N channel and P channel devices; and, CMOS logic circuit means receiving CMOS logic signals connected to apply first and second signal levels intermediate said small signal levels and CMOS logic signal levels, to said gate connections, said feedback circuit providing feedback current to said gate connections for modifying said first and second signal levels establishing third and fourth small signal logic levels at said junction.

Claim 2

Dependent Claim 137 words

A CMOS drive circuit for providing level regulated small signal logic levels comprising: first and second serially connected N channel and P channel devices connected to first and second CMOS power supply connections, one of said devices supplying a voltage representing a logic level to a load connected to a junction of said serially connected devices; a feedback circuit connected between said junction and gate connections of said first and second N channel and P channel devices; and, CMOS logic circuit means receiving CMOS logic signals connected to apply first and second signal levels intermediate said small signal levels and CMOS logic signal levels, to said gate connections, said feedback circuit providing feedback current to said gate connections for modifying said first and second signal levels establishing third and fourth small signal logic levels at said junction.

Claim 3

Dependent Claim 65 words

The CMOS drive circuit of claim 1 wherein said feedback circuit provides first and second parallel paths, one of which contributes substantially more current to said gate connections when a first CMOS logic level is applied to said CMOS logic circuit means, the other of which contributes substantially more feedback current when a second CMOS logic level is applied to said CMOS logic circuit means.

Claim 4

Dependent Claim 23 words

The circuit of claim 1 further comprising a resistive load connected to said junction for providing a substantially constant impedance for said junction.

Claim 5

Dependent Claim 44 words

The drive circuit of claim 3 wherein said resistive load comprises a P channel and N channel device connected in parallel, serially connecting said junction to a common terminal, and having gate connections connected to said first and second CMOS circuit power supply connections.

Claim 6

Dependent Claim 58 words

The drive circuit of claim 2 wherein said first and second parallel paths comprise, respectively, a P channel device and N channel device having gate connections connected through delay means to said logic circuit for delaying conduction of said parallel paths following a transition from one of said CMOS logic levels to another of said CMOS logic levels.

Claim 7

Dependent Claim 169 words

A CMOS drive circuit for providing regulated small signal logic levels comprising: (a) a CMOS logic circuit which receives CMOS logic signals, and produces first and second signal levels intermediate said CMOS logic signal levels and said small signal logic levels on an output connection; (b) an N channel device serially connected with a P channel device across first and second power supply connections of said CMOS logic circuit, said devices having gate connections connected to said CMOS logic circuit output connection, a junction of said serially connected N channel and P channel devices comprising an output node; and, first and second parallel connected P channel and N channel feedback devices connecting said output node to said CMOS logic circuit output connection, one of said feedback transistors and one of said serially connected devices establishing a first logic level on said output node, the other of said parallel connected devices and the other of said serially connected devices establishing a second small signal logic level on said output node.

Claim 8

Dependent Claim 169 words

A CMOS drive circuit for providing regulated small signal logic levels comprising: (a) a CMOS logic circuit which receives CMOS logic signals, and produces first and second signal levels intermediate said CMOS logic signal levels and said small signal logic levels on an output connection; (b) an N channel device serially connected with a P channel device across first and second power supply connections of said CMOS logic circuit, said devices having gate connections connected to said CMOS logic circuit output connection, a junction of said serially connected N channel and P channel devices comprising an output node; and, first and second parallel connected P channel and N channel feedback devices connecting said output node to said CMOS logic circuit output connection, one of said feedback transistors and one of said serially connected devices establishing a first logic level on said output node, the other of said parallel connected devices and the other of said serially connected devices establishing a second small signal logic level on said output node.

Claim 9

Dependent Claim 29 words

The CMOS drive circuit of claim 6 wherein said parallel connected P channel and N channel devices have gate connections connected to each other and to said output node.

Claim 10

Dependent Claim 32 words

The CMOS drive circuit of claim 6 wherein said parallel connected P channel and N channel devices have gate connections connected to each other and to said CMOS logic circuit output connection.

Claim 11

Dependent Claim 31 words

The CMOS drive circuit of claim 6 wherein said parallel connected P channel and N channel devices have gate connections connected to said first and second CMOS circuit power supply connections.

Claim 12

Dependent Claim 50 words

The CMOS drive circuit of claim 6 wherein said parallel connected P channel and N channel devices have gate connections connected to be switched by said CMOS logic circuit and are alternately switched into a conduction mode as said CMOS logic circuit switches between said first and second logic states.

Claim 13

Dependent Claim 29 words

The CMOS drive circuit of claim 10 further comprising delay means connecting said gate connections of said parallel P channel and N channel devices to said CMOS logic circuit.

Claim 14

Dependent Claim 40 words

The CMOS drive circuit of claim 6 further comprising a load element connected between said output node and a reference potential for maintaining said ECL levels at a constant level substantially independent of additional loading conditions on said output node.

Claim 15

Dependent Claim 75 words

The CMOS drive circuit of claim 12 wherein said load device comprises: a P channel device connected from said output node to a common terminal having a gate connection connected to a terminal of a source of voltage potential of one polarity; and, an N Channel device connected from said output node to said common terminal having a gate connection connected to a second terminal of said source of voltage potential of an opposite potential.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1994-03-04	1994-09-03	1995-03-05	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1998-03-04	1998-09-03	1999-03-05	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2002-03-04	2002-09-03	2003-03-05	$7700.00	Window Closed / Lapsed

High speed CMOS logic device for providing ECL compatible logic levels

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag