Patent US4989062A successfully refreshed from Google Patents.
US4989062A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device having multilayer power supply lines
Assignee: Fujitsu Ltd
•
Filing: 1988-06-16
•
Granted: 1991-01-29
•
Expires: 2008-06-16
Abstract
Abstract A semiconductor integrated circuit device having multilayer power supply lines includes a plurality of power supply lines formed on a semiconductor chip for supplying power to the cells. The power supply lines are constructed by the multilayer structure having three different layer levels. First-level (lower) and third-level (upper) power supply lines are arranged in parallel so as to overlap each other. Second-level (intermittent) power supply lines are arranged in parallel so as to extend in a direction perpendicular to the first-level and third-level power supply lines. The overlapping first and third power supply lines are set at different potentials.
Inventors
- 👤 Hiromasa Takahashi
- 👤 Kazuyuki Kawauchi
- 👤 Shigeru Fujii
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 09:07
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/427; H10W20/495
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
383 words
A semiconductor integrated circuit device having multilayer power supply lines comprising: a semiconductor chip in which an integrated circuit is formed; a first insulating layer formed on the semiconductor chip; a plurality of first power supply lines formed by a first conductive layer formed on the first insulating layer, the first power supply lines being arranged so as to extend in parallel in a first direction, the first power supply lines comprising a first group for supplying the integrated circuit with a first power source voltage and a second group for supplying the integrated circuit with a second power source voltage; a second insulating layer formed on the first conductive layer; a plurality of second power supply lines formed by a second conductive layer formed on the second insulating layer, the second power supply lines being arranged so as to extend in parallel in a second direction perpendicular to the first direction, the second power supply lines comprising a first group for supplying the integrated circuit with the first power source voltage and a second group for supplying the integrated circuit with the second power source voltage; a third insulating layer formed on the second conductive layer; a plurality of third power supply lines formed by a third conductive layer formed on the third insulating film, each of the third power supply lines extending so as to overlap a corresponding one of said first power supply lines, and supplying the integrated circuit with the power source voltage different from that of said corresponding one of said first power supply lines, said plurality of second power supply lines crossing said plurality of first power supply lines through said first insulating layer and crossing the plurality of third power supply lines through said third insulating layer; a first electrical contact formed at an intersecting point where one of the first power supply lines and one of the second power supply lines, having a potential identical to said one of the first power supply lines, cross through said second insulating layer; and a second electrical contact formed at an intersecting point where one of the second power supply lines and one of the third power supply lines, having a potential identical to said one of the second power supply lines, cross through said third insulating layer.
Claim 2
Dependent Claim
383 words
A semiconductor integrated circuit device having multilayer power supply lines comprising: a semiconductor chip in which an integrated circuit is formed; a first insulating layer formed on the semiconductor chip; a plurality of first power supply lines formed by a first conductive layer formed on the first insulating layer, the first power supply lines being arranged so as to extend in parallel in a first direction, the first power supply lines comprising a first group for supplying the integrated circuit with a first power source voltage and a second group for supplying the integrated circuit with a second power source voltage; a second insulating layer formed on the first conductive layer; a plurality of second power supply lines formed by a second conductive layer formed on the second insulating layer, the second power supply lines being arranged so as to extend in parallel in a second direction perpendicular to the first direction, the second power supply lines comprising a first group for supplying the integrated circuit with the first power source voltage and a second group for supplying the integrated circuit with the second power source voltage; a third insulating layer formed on the second conductive layer; a plurality of third power supply lines formed by a third conductive layer formed on the third insulating film, each of the third power supply lines extending so as to overlap a corresponding one of said first power supply lines, and supplying the integrated circuit with the power source voltage different from that of said corresponding one of said first power supply lines, said plurality of second power supply lines crossing said plurality of first power supply lines through said first insulating layer and crossing the plurality of third power supply lines through said third insulating layer; a first electrical contact formed at an intersecting point where one of the first power supply lines and one of the second power supply lines, having a potential identical to said one of the first power supply lines, cross through said second insulating layer; and a second electrical contact formed at an intersecting point where one of the second power supply lines and one of the third power supply lines, having a potential identical to said one of the second power supply lines, cross through said third insulating layer.
Claim 3
Dependent Claim
22 words
A semiconductor integrated circuit device as claimed in claim 1, wherein neighboring lines of said second power supply lines have different potentials.
Claim 4
Dependent Claim
84 words
A semiconductor integrated circuit device as claimed in claim 1, wherein first contacts for establishing connections between the first power supply lines and the second power supply lines which have the same potential are formed for every other pitch, and second contacts for establishing connections between the third power supply lines and the second power supply lines which have the same potential are formed for every other pitch, one pitch corresponding to a separation between the neighboring lines of said second power supply lines.
Claim 5
Dependent Claim
30 words
A semiconductor integrated circuit as claimed in claim 1, wherein the first and second power source voltages comprise a high-voltage power source voltage and a low-voltage power source voltage, respectively.
Claim 6
Dependent Claim
24 words
A semiconductor integrated circuit device as claimed in claim 1, wherein the semiconductor integrated circuit device is a master slice type integrated circuit device.
Claim 7
Dependent Claim
56 words
A semiconductor integrated circuit device as claimed in claim 5, wherein a plurality of basic cells including a group of basic elements are formed in the semiconductor chip so as to form a plurality of columns of basic cells, and wherein the first and third power supply lines extend above the columns of the basic cells.
Claim 8
Dependent Claim
66 words
A semiconductor integrated circuit device as claimed in claim 6, wherein one of said first power supply lines related to either one of the first group or the second group and one of said third power supply lines related to the group different from the group of said one of said first power supply lines are arranged above each of the columns of the basic cells.
References Cited (Backward Citations)
EP0006958A1
Cited
EP0140584A1
Cited
US4654689A
Cited
EP0163384A1
Cited
EP0177336A2
Cited
US4661815A
Cited
US4774559A
Cited
JPS61156751A
Cited
US4857981A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-01-28 | 1994-07-30 | 1995-01-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-01-28 | 1998-07-30 | 1999-01-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-01-28 | 2002-07-30 | 2003-01-29 | $7700.00 | Window Closed / Lapsed |