Echo canceller

Claim 2

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory is by serially passing data, one bit at a time, on serial buses between elements of an arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, and in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment.

Claim 3

An echo canceller as claimed in claim 1, in which there are four memory partitions.

Claim 4

An echo canceller as claimed in claim 2, in which said serial arithmetic arrangement for adding the digital estimates from the memory partitions comprises three one-bit adders.

Claim 5

An echo canceller as claimed in claim 2, in which each memory partition is addressed by a sequence of three data bits.

Claim 6

An echo canceller as claimed in claim 1, in which there are four sample periods per data bit period and correspondingly four different digital estimates are read from each memory partition per data bit period.

Claim 7

An echo canceller as claimed in claim 1, in which each digital estimate is a word consisting of at least twelve bits.

Claim 8

An echo canceller as claimed in claim 1, in which said means which delay the near end echo comprise means which delay the transmission of each data bit via the hybrid circuit by a non-zero integral number of sample periods after that data bit is applied to the memory unit for addressing the memory partitions.

Claim 9

An echo canceller as claimed in claim 1, in which said digital estimates read from the memory partitions at the same time are added by said serial arithmetic arrangement in one sample period, and in which the resulting digital full echo estimate is converted by said digital-to-analog converter in the succeeding sample period.

Claim 10

An echo canceller as claimed in claim 1, in which the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to a digital error signal over a non-zero integral number of sample periods.

Claim 11

An echo canceller as claimed in claim 1, in which there are four memory partitions, in which there are four sample periods per data bit period and correspondingly four different digital estimates are read from each memory partition per data bit period.

Claim 12

An echo canceller as claimed in claim 1, in which there are four memory partitions, in which each memory partition is addressed by a sequence of three data bits, in which there are four sample periods per data bit period and correspondingly four different digital estimates are read from each memory partition per data bit period.

Claim 13

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a compensation unit is successively addressed by sequences of data bits transmitted over a predetermined data interval, in which the compensation unit contains information from which in each of a number of sample periods per data bit period there is provided a digital estimate of the near end echo of the data transmitted over said data interval, in which each said digital estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the compensation unit such that once per sample period the information in the compensation unit is adjusted, characterized in that the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to an exponentially quantized digital error signal, and in that in the analog-to-digital converter the sampled output of the analog summation circuit is applied as an input voltage to charge a capacitor arrangement to an initial voltage which is compared with a reference voltage to provide a least significant bit output of the converter, after which in each of successive steps the voltage on the capacitor arrangement is halved and that halved voltage is compared with said reference voltage to provide a respective next significant bit output of the converter.

Claim 14

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a compensation unit is successively addressed by sequences of data bits transmitted over a predetermined data interval, in which the compensation unit contains information from which in each of a number of sample periods per data bit period there is provided a digital estimate of the near end echo of the data transmitted over said data interval, in which each said digital estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the compensation unit such that once per sample period the information in the compensation unit is adjusted, characterized in that the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to an exponentially quantized digital error signal, and in that in the analog-to-digital converter the sampled output of the analog summation circuit is applied as an input voltage to charge a capacitor arrangement to an initial voltage which is compared with a reference voltage to provide a least significant bit output of the converter, after which in each of successive steps the voltage on the capacitor arrangement is halved and that halved voltage is compared with said reference voltage to provide a respective next significant bit output of the converter.

Claim 15

An echo canceller as claimed in claim 12, in which the compensation unit is a memory unit which contains a set of digital estimates of said near end echo, each digital estimate of the set corresponding to one of said number of sample periods and one of the possible said sequences of data bits, and in which the error signal is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into the memory unit.

Claim 16

An echo canceller as claimed in claim 12, in which the compensation unit is a memory unit having memory partitions each of which is addressed by a sequence of data bits transmitted over part of said data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read at the same time are added to provide said digital estimate of the near end echo of the data transmitted over said data interval, and in which the error signal is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition.

Claim 17

An echo canceller as claimed in claim 12, in which the analog-to-digital converter includes a single comparator and a switching arrangement by means of which said input voltage is first applied to the comparator to determine the sign of that input voltage and to provide an output bit of the converter indicative of that sign, said reference voltage and said initial voltage on the capacitor arrangement then being applied in dependence on said determined sign of the input voltage to appropriate inputs of the comparator to provide said least significant and each said respective next significant output bit of the converter, and in which said sign bit and said least significant and each said respective next significant bit are combined to provide the result of analog-to-digital conversion in a predetermined bipolar code.

Claim 18

An echo canceller as claimed in claim 12, in which the compensation unit is a memory unit which contains a set of digital estimates of said near end echo, each digital estimate of the set corresponding to one of said number of sample periods and one of the possible said sequences of data bits, and in which the error signal is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into the memory unit, in which the analog-to-digital converter includes a single comparator and a switching arrangement by means of which said input voltage is first applied to the comparator to determine the sign of that input voltage and to provide an output bit of the converter indicative of that sign, said reference voltage and said initial voltage on the capacitor arrangement then being applied in dependence on said determined sign of the input voltage to appropriate inputs of the comparator to provide said least significant and each said respective next significant output bit of the converter, and in which said sign bit and said least significant and each said respective next significant bit are combined to provide the result of analog-to-digital conversion in a predetermined bipolar code.

Claim 19

An echo canceller as claimed in claim 12, in which the compensation unit is a memory unit having memory partitions, each of which is addressed by a sequence of data bits transmitted over part of said data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide said digital estimate of the near end echo of the data transmitted over said data interval, and in which the error signal is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, in which the analog-to-digital converter includes a single comparator and a switching arrangement by means of which said input voltage is first applied to the comparator to determine the sign of that input voltage and to provide an output bit of the converter indicative of that sign, said reference voltage and said initial voltage on the capacitor arrangement then being applied in dependence on said determined sign of the input voltage to appropriate inputs of the comparator to provide said least significant and each said respective next significant output bit of the converter, and in which said sign bit and said least significant and each said respective next significant bit are combined to provide the result of analog-to-digital conversion in a predetermined bipolar code.

Claim 20

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bits periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, and in which said means provided to apply each digital estimate to an error adder consists of delay means into which the bits of that digital estimate are input in serial form at the same time as they are put into said serial arithmetic arrangement and from which the bits of that digital estimate are output in serial form delayed by a non-zero integral number of sample periods.

Claim 21

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bits periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, and in which said means provided to apply each digital estimate to an error adder consists of delay means into which the bits of that digital estimate are input in serial form at the same time as they are put into said serial arithmetic arrangement and from which the bits of that digital estimate are output in serial form delayed by a non-zero integral number of sample periods.

Claim 22

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which area added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, and in which a respective serial/parallel register is provided for each memory partition, a digital estimate which has been read from each memory partition in parallel form being output from the respective register in serial form to the serial arithmetic arrangement while an adjusted digital estimate which is to be written into that memory partition in parallel form is being input to that register in serial form from the respective error adder.

Claim 23

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which area added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, and in which a respective serial/parallel register is provided for each memory partition, a digital estimate which has been read from each memory partition in parallel form being output from the respective register in serial form to the serial arithmetic arrangement while an adjusted digital estimate which is to be written into that memory partition in parallel form is being input to that register in serial form from the respective error adder.

Claim 24

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, in which the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to a digital error signal over a non-zero integral number of sample periods, and in which both each digital estimate and the digital error signal appropriate to adjust that digital estimate are applied in serial form to the respective error adders.

Claim 25

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, in which the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to a digital error signal over a non-zero integral number of sample periods, and in which both each digital estimate and the digital error signal appropriate to adjust that digital estimate are applied in serial form to the respective error adders.

Claim 26

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, and in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, in which the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to a digital error signal over a non-zero integral number of sample periods, in which the digital error signal is exponentially quantized, and in which in the analog-to-digital converter the sampled output of the analog summation circuit is applied as an input voltage to charge a capacitor arrangement to an initial voltage which is compared with a reference voltage to provide a least significant bit output of the converter, after which in each of successive steps the voltage on the capacitor arrangement is halved and that halved voltage is compared with said reference voltage to provide a respective next significant bit output of the converter.

Claim 27

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, and in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, in which the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to a digital error signal over a non-zero integral number of sample periods, in which the digital error signal is exponentially quantized, and in which in the analog-to-digital converter the sampled output of the analog summation circuit is applied as an input voltage to charge a capacitor arrangement to an initial voltage which is compared with a reference voltage to provide a least significant bit output of the converter, after which in each of successive steps the voltage on the capacitor arrangement is halved and that halved voltage is compared with said reference voltage to provide a respective next significant bit output of the converter.

Claim 28

An echo canceller as claimed in claim 21, in which each digital estimate read from a memory partition is applied to the respective error adder in serial form, and in which the digital error signal is produced in one sample period, the bits of each digital error signal being applied to the error adders as they are produced in serial form waiting for the analog-to-digital conversion of the respective said sampled output of the analog summation circuit to be completed.

Claim 29

An echo canceller as claimed in claim 21, in which the analog-to-digital converter includes a single comparator and a switching arrangement by means of which said input voltage is first applied to the comparator to determine the sign of that input voltage and to provide an output bit of the converter indicative of that sign, said reference voltage and said initial voltage on the capacitor arrangement then being applied in dependence on said determined sign of the input voltage to appropriate inputs of the comparator to provide said least significant and each said respective next significant output bit of the converter, and in which said sign bit and said least significant and each said respective next significant bit are combined to provide the result of analog-to-digital conversion in a predetermined bipolar code.

Claim 30

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, in which the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to a digital error signal over a non-zero integral number of sample periods, in which the digital error signal is exponentially quantized, in which in the analog-to-digital converter the sampled output of the analog summation circuit is applied as an input voltage to charge a capacitor arrangement to an initial voltage which is compared with a reference voltage to provide a least significant bit output of the converter, after which in each of successive steps the voltage on the capacitor arrangement is halved and that halved voltage is compared with said reference voltage to provide a respective next significant bit output of the converter, in which the analog-to-digital converter includes a single comparator and a switching arrangement by means of which said input voltage is first applied to the comparator to determine the sign of that input voltage and to provide an output bit of the converter indicative of that sign, said reference voltage and said initial voltage on the capacitor arrangement then being applied in dependence on said determined sign of the input voltage to appropriate inputs of the comparator to provide said least significant and each said respective next significant output bit of the converter, and in which said sign bit and said least significant and each said respective next significant bits are combined to provide the result of analog-to-digital conversion in a predetermined bipolar code, and in which each error adder is a one-bit adder, in which the digital estimates are applied to the one-bit error adders in two's complement coded serial form, and in which the combination of the error signal least significant bit and next significant bits with the error signal sign bit is performed by the one-bit adders to provide the result of analog-to-digital conversion in two's complement coded form.

Claim 31

An echo canceller for enabling full duplex digital data communication in a transmitter/receiver unit when connected via a hybrid circuit to one end of a two-wire line, in which a memory unit has memory partitions, each of which is addressed by a sequence of data bits transmitted over part of a predetermined data interval, in which once per sample period there is directly read from each memory partition a digital estimate of the near end echo in the received signal of the data transmitted over a corresponding part of said data interval, in which in the memory unit digital estimates which are read from the partitions at the same time are added to provide a digital estimate of the full said near end echo of the data transmitted over said data interval, in which each said digital full echo estimate is applied via a digital-to-analog converter to an analog summation circuit together with the received signal to suppress the full said near end echo in the received signal, and in which an error signal circuit derives from the output of the analog summation circuit an error signal which is applied to the memory unit such that once per sample period an error adjusted digital estimate is written into each memory partition, characterized in that there are at least three memory partitions, the one which is addressed by the most recently transmitted data being addressed by a sequence of at least three data bits and said data interval being at least nine data bit periods, in that the addition of digital estimates from the memory partitions is by a serial arithmetic arrangement, each full echo estimate being applied to the analog summation circuit at a non-zero integral number of sample periods after the digital estimates which are added to provide that full echo estimate have been read from the memory partitions, in that the near end echo path for the transmitted data includes means which delay the near end echo so that each full echo estimate is applied to the analog summation circuit together with the near end echo which it is intended to suppress, in that means are provided in the memory unit to apply each digital estimate read from a memory partition to a respective error adder provided for each partition at the same time as the error signal appropriate to adjust that digital estimate, each adjusted digital estimate output from a said error adder being written into the memory partition for which that error adder is provided a non-zero integral number of sample periods after the corresponding digital estimate was read therefrom prior to adjustment, in which the error signal circuit is an analog-to-digital converter which converts a sampled output of the analog summation circuit to a digital error signal over a non-zero integral number of sample periods, in which the digital error signal is exponentially quantized, in which in the analog-to-digital converter the sampled output of the analog summation circuit is applied as an input voltage to charge a capacitor arrangement to an initial voltage which is compared with a reference voltage to provide a least significant bit output of the converter, after which in each of successive steps the voltage on the capacitor arrangement is halved and that halved voltage is compared with said reference voltage to provide a respective next significant bit output of the converter, in which the analog-to-digital converter includes a single comparator and a switching arrangement by means of which said input voltage is first applied to the comparator to determine the sign of that input voltage and to provide an output bit of the converter indicative of that sign, said reference voltage and said initial voltage on the capacitor arrangement then being applied in dependence on said determined sign of the input voltage to appropriate inputs of the comparator to provide said least significant and each said respective next significant output bit of the converter, and in which said sign bit and said least significant and each said respective next significant bits are combined to provide the result of analog-to-digital conversion in a predetermined bipolar code, and in which each error adder is a one-bit adder, in which the digital estimates are applied to the one-bit error adders in two's complement coded serial form, and in which the combination of the error signal least significant bit and next significant bits with the error signal sign bit is performed by the one-bit adders to provide the result of analog-to-digital conversion in two's complement coded form.