← Back to Patent Explorer
US4964130A Expired / Lapsed US ⏱️ 0.0 years remaining

System for determining status of errors in a memory subsystem

Assignee: Bull HN Information Systems Inc
•
Filing: 1988-12-21
•
Granted: 1990-10-16
•
Expires: 2008-12-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system and method for detecting an error that occurred in a multi-chip memory storage device in a data processing system. The system detects an error and receives data and check bits associated therewith. A process that uses the principle of scrubbing and incorporates high speed error flags distinguishes between hard and soft errors.

Inventors

  • 👤 Raymond D. Bowden, III
  • 👤 Edward R. Salas
  • 👤 Marc E. Sanfacon
  • 👤 Jeffrey S. Somers

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 19:57
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0766; G06F11/0706; G06F11/073; G06F11/08; G06F11/10; G06F11/1008; G06F11/1048; G06F11/106; G06F11/1012; G06F11/1024

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 142 words
In a data processing system, a subsystem for determining the status of an error that occurred in a multi-chip memory storage means comprising: (a) error detecting means for detecting an error, said error detecting means receiving data and check bits associated therewith for generating syndrome bits as a function of said data and of said check bits; and (b) error logging means for determining the status of all detected errors operatively connected to said error detecting means for receiving said syndrome bits therefrom, said error logging means further comprising monitoring means for distinguishing between hard errors and soft errors, and scrubbing means for sequentially accessing predetermined physical locations in said multi-chip memory storage means in which errors have been detected, including incrementing address counters for logging said predetermined physical locations in said multi-chip memory storage means in which said errors have occurred.
Claim 2
Dependent Claim 142 words
In a data processing system, a subsystem for determining the status of an error that occurred in a multi-chip memory storage means comprising: (a) error detecting means for detecting an error, said error detecting means receiving data and check bits associated therewith for generating syndrome bits as a function of said data and of said check bits; and (b) error logging means for determining the status of all detected errors operatively connected to said error detecting means for receiving said syndrome bits therefrom, said error logging means further comprising monitoring means for distinguishing between hard errors and soft errors, and scrubbing means for sequentially accessing predetermined physical locations in said multi-chip memory storage means in which errors have been detected, including incrementing address counters for logging said predetermined physical locations in said multi-chip memory storage means in which said errors have occurred.
Claim 3
Dependent Claim 45 words
The subsystem for determining the status of an error in accordance with claim 1 wherein said error logging means further comprises high speed error flag memory means operatively connected to said monitoring means for indicating that an error occurred in said multi-chip memory storage means.
Claim 4
Dependent Claim 45 words
The subsystem for determining the status of an error in accordance with claim 1 wherein said error logging means further comprises high speed error flag memory means operatively connected to said monitoring means for indicating that an error occurred in said multi-chip memory storage means.
Claim 5
Dependent Claim 21 words
The subsystem for determining the status of an error in accordance with claim 3 wherein said monitoring means comprises a microprocessor.
Claim 6
Dependent Claim 49 words
The subsystem for determining the status of an error in accordance with claim 4 wherein said scrubbing means comprises means for initiating a scrubbing operation of data stored in said multi-chip memory storage means, means for continuing such scrubbing operation, and means for detecting completion of said scrubbing operation.
Claim 7
Dependent Claim 38 words
The subsystem for determining the status of an error in accordance with claim 5 wherein said means for detecting completion of said scrubbing operation logs status of said predetermined multi-chip memory storage means physical location of said error.
Claim 8
Dependent Claim 40 words
The subsystem for determining the status of an error in accordance with claim 6 further comprising comparator means for determining a subsequent error in said physical location, whereby, if said subsequent error is detected, said physical location is considered defective.
Claim 9
Independent Claim 122 words
A method for determining whether an error that occurs in a multi-chip memory subsystem having a plurality of physical storage locations in a data processing system is a repeating error in order to assess imminent storage location failures, the steps comprising: (a) reading data and check bits associated therewith from a predetermined physical storage location; (b) generating syndrome bits as a function of said data and check bits; (c) analyzing said syndrome bits to determine if an error occurred; (d) logging said predetermined physical storage location associated with an error, if detected, and counting how many times an error occurs in a particular storage location in order to assess imminent storage location failures; and (e) scrubbing a plurality of physical storage locations.
Claim 10
Independent Claim 122 words
A method for determining whether an error that occurs in a multi-chip memory subsystem having a plurality of physical storage locations in a data processing system is a repeating error in order to assess imminent storage location failures, the steps comprising: (a) reading data and check bits associated therewith from a predetermined physical storage location; (b) generating syndrome bits as a function of said data and check bits; (c) analyzing said syndrome bits to determine if an error occurred; (d) logging said predetermined physical storage location associated with an error, if detected, and counting how many times an error occurs in a particular storage location in order to assess imminent storage location failures; and (e) scrubbing a plurality of physical storage locations.
Claim 11
Dependent Claim 43 words
The method for determining whether an error is a hard error in accordance with claim 8, wherein said scrubbing step (e) comprises the steps of: (i) initiating a scrubbing operation; (ii) continuing said scrubbing operation; and (iii) detecting completion of said scrubbing operation.
Claim 12
Dependent Claim 33 words
The method for determining whether an error is a hard error in accordance with claim 9 wherein said scrubbing operation comprises sequentially accessing physical storage locations, reading data therefrom and writing data thereto.
Claim 13
Dependent Claim 31 words
The method for determining whether an error is an hard error in accordance with claim 8 wherein said logging step (d) comprises storing data in high speed error flag memory means.
Claim 14
Dependent Claim 48 words
The method for determining whether an error is an hard error in accordance with claim 11, the steps further comprising: (g) comparing status of the history of errors in said predetermined physical storage location with said current error to determine whether said predetermined physical memory location is defective.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-10-15 1994-04-16 1994-10-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-10-15 1998-04-16 1998-10-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-10-15 2002-04-16 2002-10-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag