Patent US4964129A successfully refreshed from Google Patents.
US4964129A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory controller with error logging
Assignee: Bull HN Information Systems Inc
•
Filing: 1988-12-21
•
Granted: 1990-10-16
•
Expires: 2008-12-21
Abstract
Abstract In accordance with the present invention, there is provided a system for logging an error that occurred in a multi-chip memory storage device in a data processing system. The system has a mechanism for detecting an error and for receiving data and check bits associated therewith. The mechanism for detecting an error generates syndrome bits as a function of the data and of the check bits. Connected to the error detecting mechanism is an error logging mechanism which is adapted to receive the syndrome bits and to determine the chip in which the error occurred.
Inventors
- 👤 Raymond D. Bowden, III
- 👤 Edward R. Salas
- 👤 Marc E. Sanfacon
- 👤 Jeffrey S. Somers
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 21:18
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1048; G06F11/106; G06F11/0703; G06F11/0706; G06F11/073; G06F11/0766; G06F11/0772; G06F11/079
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
135 words
In a data processing system, a system for logging an error that occurred in a multi-chip memory storage means comprising: (a) error detecting means for detecting an error, said error detecting means receiving data and check bits associated therewith for generating syndrome bits as a function of said data and of said check bits; and (b) error logging means operatively connected to said error detecting means for receiving said syndrome bits therefrom, said error logging means determining in which chip said error occurred, said error logging means further comprising scrubbing means for sequentially accessing predetermined physical locations in said multi-chip memory storage means in which errors have been detected by said error detecting means, including address counters for logging said predetermined physical locations in said multi-chip memory storage means in which said errors have occured.
Claim 2
Dependent Claim
135 words
In a data processing system, a system for logging an error that occurred in a multi-chip memory storage means comprising: (a) error detecting means for detecting an error, said error detecting means receiving data and check bits associated therewith for generating syndrome bits as a function of said data and of said check bits; and (b) error logging means operatively connected to said error detecting means for receiving said syndrome bits therefrom, said error logging means determining in which chip said error occurred, said error logging means further comprising scrubbing means for sequentially accessing predetermined physical locations in said multi-chip memory storage means in which errors have been detected by said error detecting means, including address counters for logging said predetermined physical locations in said multi-chip memory storage means in which said errors have occured.
Claim 3
Dependent Claim
39 words
The system in accordance with claim 1 wherein said error logging means further comprises high speed error flag memory means operatively connected to said error logging means for indicating that an error occurred in said multi-chip memory storage means.
Claim 4
Dependent Claim
40 words
The system in accordance with claim 2 wherein said error logging means is adapted to interrogate said high speed error flag memory means and to store data representative of the location of said error in said multi-chip memory storage means.
Claim 5
Dependent Claim
15 words
The system in accordance with claim 3 wherein said error logging means comprises a microprocessor.
Claim 6
Dependent Claim
29 words
The system in accordance with claim 4 wherein said error logging means further comprises translation means for translating said syndrome bits to said multi-chip memory storage means chip location.
Claim 7
Dependent Claim
42 words
The system in accordance with claim 5 wherein said scrubbing means comprises means for initiating a scrubbing operation of data stored in said multi-chip memory storage means, means for continuing such scrubbing operation, and means for detecting completion of said scrubbing operation.
Claim 8
Dependent Claim
132 words
A memory failure logging system for use with a multi-chip data storage means comprising: (a) a processor adapted to generate memory address locations and to generate and receive data; (b) address multiplexing means operatively connected to said processor for receiving memory address locations therefrom and adapted to receive memory address locations from said multi-chip data storage means; (c) data multiplexing means operatively connected to said processor for receiving data therefrom; (d) error flag storage means operatively connected to said address multiplexing means and to said data multiplexing means for generating data indicative of erroneous data stored in a chip in said multi-chip data storage means; and (e) synchronizing means operatively connected to said address multiplexing means, said data multiplexing means and to said error flag storage means for facilitating data communications thereamong.
Claim 9
Dependent Claim
132 words
A memory failure logging system for use with a multi-chip data storage means comprising: (a) a processor adapted to generate memory address locations and to generate and receive data; (b) address multiplexing means operatively connected to said processor for receiving memory address locations therefrom and adapted to receive memory address locations from said multi-chip data storage means; (c) data multiplexing means operatively connected to said processor for receiving data therefrom; (d) error flag storage means operatively connected to said address multiplexing means and to said data multiplexing means for generating data indicative of erroneous data stored in a chip in said multi-chip data storage means; and (e) synchronizing means operatively connected to said address multiplexing means, said data multiplexing means and to said error flag storage means for facilitating data communications thereamong.
Claim 10
Dependent Claim
32 words
The memory failure logging system in accordance with claim 7 wherein said address multiplexing means is also adapted to receive syndrome bits indicative of data stored in said multi-chip data storage means.
Claim 11
Dependent Claim
30 words
The memory failure logging system in accordance with claim 8 further comprising: (f) translating means disposed intermediate said processor and said address multiplexing means for translating address location information therebetween.
Claim 12
Dependent Claim
17 words
The memory failure logging system in accordance with claim 9 wherein said translating means comprises a PROM.
Claim 13
Dependent Claim
16 words
The memory failure logging system in accordance with claim 10 wherein said processor comprises a microprocessor.
Claim 14
Dependent Claim
133 words
Defective memory chip identification apparatus for use in a multi-chip memory storage subsystem, for detecting memory chips that have either failed or are in imminent danger of failure, said apparatus comprising: (a) error detection means adapted to receive data and check bits and to generate syndrome bits as a function of said data and of said check bits, and including incremental counters for recording when a previous error has occurred again in a memory chip storage location; and (b) soft error correction means operatively connected to said error detection means for correcting errors and adapted to receive said syndrome bits therefrom, said soft error correction means also being adapted to access predetermined physical locations sequentially in said multi-chip memory storage subsystem, said locations being disposed in a chip identified as containing an error.
Claim 15
Dependent Claim
133 words
Defective memory chip identification apparatus for use in a multi-chip memory storage subsystem, for detecting memory chips that have either failed or are in imminent danger of failure, said apparatus comprising: (a) error detection means adapted to receive data and check bits and to generate syndrome bits as a function of said data and of said check bits, and including incremental counters for recording when a previous error has occurred again in a memory chip storage location; and (b) soft error correction means operatively connected to said error detection means for correcting errors and adapted to receive said syndrome bits therefrom, said soft error correction means also being adapted to access predetermined physical locations sequentially in said multi-chip memory storage subsystem, said locations being disposed in a chip identified as containing an error.
Claim 16
Dependent Claim
40 words
The system in accordance with claim 12 wherein said soft error correction means further comprises high speed error flag memory means operatively connected to said error logging means for indicating that an error occurred in said multi-chip memory storage means.
Claim 17
Dependent Claim
41 words
The system in accordance with claim 13 wherein said soft error correction means is adapted to interrogate said high speed error flag memory means and to store data representative of the location of said error in said multi-chip memory storage means.
Claim 18
Dependent Claim
16 words
The system in accordance with claim 14 wherein said soft error correction means comprises a microprocessor.
Claim 19
Dependent Claim
44 words
The system in accordance with claim 15 wherein said soft error correction means comprises means for initiating a scrubbing operation of data stored in said multi-chip memory storage means, means for continuing such scrubbing operation, and means for detecting completion of said scrubbing operation.
Claim 20
Dependent Claim
34 words
The system in accordance with claim 16 wherein said means for initiating said scrubbing operation is adapted to log said predetermined physical locations in said multi-chip memory storage means for which errors have occurred.
References Cited (Backward Citations)
US4506362A
Cited
US4371930A
Cited
US4375664A
Cited
US4532629A
Cited
US4453248A
Cited
US4523313A
Cited
US4527251A
Cited
US4535455A
Cited
US4584681A
Cited
US4809276A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-10-15 | 1994-04-16 | 1994-10-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-10-15 | 1998-04-16 | 1998-10-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-10-15 | 2002-04-16 | 2002-10-16 | $7700.00 | Window Closed / Lapsed |