US4952993A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and manufacturing method thereof
Assignee: Toshiba Corp
•
Filing: 1988-07-14
•
Granted: 1990-08-28
•
Expires: 2008-07-14
Abstract
Abstract A semiconductor device comprising three recessed portions formed at a very small pitch on the surface of a semiconductor substrate, remaining regions formed between these recessed portions as impurity diffused regions serving as the source and the drain, respectively, and a conductive region as a gate electrode formed through an insulating film within the central recessed portion, and a method of manufacturing such a semiconductor device are disclosed. With this device, its gate length can be made shorter than that in the prior art and the junction leakage is reduced, resulting in miniaturization and an improvement in the characteristics.
Inventors
- 👤 Katsuya Okumura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 19:27
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; G; G03; G03F; G03F7/00; G03F7/20; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D62/60; H10D64/00; H10D64/01; H10D64/025; H10D64/027; H10P; H10P14/00; H10P14/40; H10P14/416; H10P76/00; H10P76/20; H10P76/204; H10P76/2041; Y; Y10; Y10S; Y10S148/00; Y10S148/053
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
185 words
A semiconductor device comprising: a semiconductor substrate of one conductivity type; first, second and third recessed portions formed in succession at a predetermined pitch below a surface level of said semiconductor substrate; a first pillarlike remaining region formed between said first and second recessed portions, in which an impurity of an opposite conductivity type is diffused; a second pillarlike remaining region formed between said second and third recessed portions, in which an impurity of said opposite conductivity type is diffused wherein said first and second pillarlike remaining regions are such that their impurity diffused regions extend down to bottom surfaces of respective said recessed portions; a gate region buried in said second recessed portion through an insulating film said gate region comprising: an upper end surface extending to a height of at least the surface level of said semiconductor substrate; and a polysilicon layer on lower and side inner surfaces provided with a tungsten layer thereon, said first and second pillarlike remaining regions being provided with a tungsten layer on each upper surface thereof; and isolation regions buried in said first and third recessed portions.
Claim 2
Dependent Claim
185 words
A semiconductor device comprising: a semiconductor substrate of one conductivity type; first, second and third recessed portions formed in succession at a predetermined pitch below a surface level of said semiconductor substrate; a first pillarlike remaining region formed between said first and second recessed portions, in which an impurity of an opposite conductivity type is diffused; a second pillarlike remaining region formed between said second and third recessed portions, in which an impurity of said opposite conductivity type is diffused wherein said first and second pillarlike remaining regions are such that their impurity diffused regions extend down to bottom surfaces of respective said recessed portions; a gate region buried in said second recessed portion through an insulating film said gate region comprising: an upper end surface extending to a height of at least the surface level of said semiconductor substrate; and a polysilicon layer on lower and side inner surfaces provided with a tungsten layer thereon, said first and second pillarlike remaining regions being provided with a tungsten layer on each upper surface thereof; and isolation regions buried in said first and third recessed portions.
Claim 3
Dependent Claim
41 words
A semiconductor device as set forth in claim 1 wherein said first and second pillarlike remaining regions have a cross sectional shape having a step on each side such that the lower surfaces are broader than the each upper surface thereof.
References Cited (Backward Citations)
US3881242A
Cited
US4042953A
Cited
DE2724165A1
Cited
JPS54161889A
Cited
US4336550A
Cited
US4324038A
Cited
US4660062A
Cited
US4830975A
Cited
US4536782A
Cited
DE3426306A1
Cited
US4710790A
Cited
EP0142639A2
Cited
JPS61102067A
Cited
EP0221624A1
Cited
JPS62136877A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-08-27 | 1994-02-26 | 1994-08-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-08-27 | 1998-02-26 | 1998-08-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-08-27 | 2002-02-26 | 2002-08-28 | $7700.00 | Window Closed / Lapsed |