Patent US4943952A successfully refreshed from Google Patents.
US4943952A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory circuit with improved bit lane precharge circuit
Assignee: Micron Memory Japan Ltd
•
Filing: 1988-12-27
•
Granted: 1990-07-24
•
Expires: 2008-12-27
Abstract
Abstract A dynamic memory circuit provided with an improved bit line reference voltage control circuit realized by a small capacitance of an adjustment capacitor is disclosed. The memory circuit includes a short-circuiting circuit for setting each pair of bit lines at an intermediate voltage of a power source voltage, a capacitor for lowering the intermediate voltage according to charge division based on a ration of a capacitance of the adjustment capacitor and a total capacitance of the bit lines, and a boot-strap circuit for operatively causing a level reduction more than the power source voltage in the capacitor.
Inventors
- 👤 Kazuyoshi Terayama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 11:17
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C7/00; G11C7/12; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4094
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
320 words
A semiconductor memory circuit comprising: a pair of bit lines, a plurality of word lines intersecting with said pair of bit lines, a plurality of dynamic type memory cells coupled to said word lines and said bit lines, a sense amplifier coupled to said pair of bit lines for operatively amplifying one of said pair of bit lines to a first voltage and the other of said pair of bit lines to a second voltage lower than said first voltage, a pair of first switch elements having current paths connected between said pair of bit lines and a common node, respectively, a capacitor having a first end coupled to said common node and a second end, means for enabling said first switch elements simultaneously in response to a first control signal which is activated after said pair of bit lines are amplified by said sense amplifier thereby to place said pair of bit lines at a third voltage between said first and second voltages, a second switch element having a current path connected between said common node and a voltage terminal set approximately at said second voltage, a first delay circuit, means for applying a second control signal to an input end of said first delay circuit, said second control signal being opposite to said first control signal, a second delay circuit having an output end connected to said second end of said capacitor, means for connecting an output end of said first delay circuit to an input end of said second delay circuit, and gate means having a first input end coupled to the output end of said first delay circuit and a second input end receiving a third control signal, said third control signal being activated when said pair of bit lines are amplified, said gate means rendering said second switch element conductive when both of said first and second input ends of said gate means are activated.
Claim 2
Dependent Claim
320 words
A semiconductor memory circuit comprising: a pair of bit lines, a plurality of word lines intersecting with said pair of bit lines, a plurality of dynamic type memory cells coupled to said word lines and said bit lines, a sense amplifier coupled to said pair of bit lines for operatively amplifying one of said pair of bit lines to a first voltage and the other of said pair of bit lines to a second voltage lower than said first voltage, a pair of first switch elements having current paths connected between said pair of bit lines and a common node, respectively, a capacitor having a first end coupled to said common node and a second end, means for enabling said first switch elements simultaneously in response to a first control signal which is activated after said pair of bit lines are amplified by said sense amplifier thereby to place said pair of bit lines at a third voltage between said first and second voltages, a second switch element having a current path connected between said common node and a voltage terminal set approximately at said second voltage, a first delay circuit, means for applying a second control signal to an input end of said first delay circuit, said second control signal being opposite to said first control signal, a second delay circuit having an output end connected to said second end of said capacitor, means for connecting an output end of said first delay circuit to an input end of said second delay circuit, and gate means having a first input end coupled to the output end of said first delay circuit and a second input end receiving a third control signal, said third control signal being activated when said pair of bit lines are amplified, said gate means rendering said second switch element conductive when both of said first and second input ends of said gate means are activated.
Claim 3
Dependent Claim
45 words
The semiconductor memory circuit according to claim 1, further comprising a third switch element having a current path connected directly between said pair of bit lines and means for rendering said third switch element conductive when said pair of first switch elements are rendered conductive.
Claim 4
Dependent Claim
21 words
The semiconductor memory circuit according to claim 1, in which each of said first switch elements includes a field effect transistor.
Claim 5
Dependent Claim
17 words
The semiconductor memory circuit according to claim 1, in which said gate means includes an AND gates.
Claim 6
Dependent Claim
301 words
The semiconductor memory circuit comprising: a plurality of pairs of bit lines, a plurality of word lines intersecting with said bit lines, a plurality of dynamic type memory cells coupled to said bit lines and said word lines, a plurality of sense amplifiers, one of said sense amplifiers being connected to each pair of said bit lines for operatively amplifying one of the associated pair of bit lines to a first voltage and the other of said associated pair of bit lines to a second voltage lower than said first voltage, a common line, a plurality of pairs of first switch elements connected between said common line and said pairs of bit lines, respectively, means for rendering said pairs of first switch elements conductive simultaneously in response to a first control signal which is made active after the amplification of said pairs of bit lines by said sense amplifiers, a capacitor having a first end coupled to said common line and a second end coupled to the output end of a first delay circuit, means for supplying the input end of said first delay circuit with a second control signal having an opposite phase to said first control signal, a second switch element connected between said common line and a terminal supplied with a voltage approximately of said second voltage, and first means for receiving a third control signal which becomes active after said first control signal is made inactive and becomes inactive before said first control signal is made active, and a control circuit having a first input end coupled to the output end of said first delay circuit and a second input end supplied with said third control signal, said control circuit rendering said second switch element conductive when both of said first and second input ends are active.
Claim 7
Dependent Claim
301 words
The semiconductor memory circuit comprising: a plurality of pairs of bit lines, a plurality of word lines intersecting with said bit lines, a plurality of dynamic type memory cells coupled to said bit lines and said word lines, a plurality of sense amplifiers, one of said sense amplifiers being connected to each pair of said bit lines for operatively amplifying one of the associated pair of bit lines to a first voltage and the other of said associated pair of bit lines to a second voltage lower than said first voltage, a common line, a plurality of pairs of first switch elements connected between said common line and said pairs of bit lines, respectively, means for rendering said pairs of first switch elements conductive simultaneously in response to a first control signal which is made active after the amplification of said pairs of bit lines by said sense amplifiers, a capacitor having a first end coupled to said common line and a second end coupled to the output end of a first delay circuit, means for supplying the input end of said first delay circuit with a second control signal having an opposite phase to said first control signal, a second switch element connected between said common line and a terminal supplied with a voltage approximately of said second voltage, and first means for receiving a third control signal which becomes active after said first control signal is made inactive and becomes inactive before said first control signal is made active, and a control circuit having a first input end coupled to the output end of said first delay circuit and a second input end supplied with said third control signal, said control circuit rendering said second switch element conductive when both of said first and second input ends are active.
Claim 8
Dependent Claim
68 words
The semiconductor memory circuit according to claim 5, in which each of said memory cells includes a storage capacitor having a first end connected to a cell voltage line and a second end and a transfer field effect transistor having a current path connected between the second end of said storage capacitor and one of said bit lines and a gate connected to one of said word lines.
Claim 9
Dependent Claim
25 words
The semiconductor memory circuit according to claim 5, further comprising a plurality of third switch elements one connected between each pair of said bit lines.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-07-23 | 1994-01-22 | 1994-07-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-07-23 | 1998-01-22 | 1998-07-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-07-23 | 2002-01-22 | 2002-07-24 | $7700.00 | Window Closed / Lapsed |