US4677313A
Expired / Lapsed
US
⏱️ 0.0 years remaining
LSI high-voltage timing circuit for MOS dynamic memory element
Assignee: Sharp Corp
•
Filing: 1985-03-01
•
Granted: 1987-06-30
•
Expires: 2005-03-01
Abstract
Abstract A timing circuit with a high-voltage output has a one-stage structure and is designed to immediately start charging a booster capacitor with large capacitance so that its charging is completed within the precharge period and its charges are ready to be used in the subsequent active period. This reduces the delay time and the number of circuit elements. Thus, the circuits of this invention are adapted for large scale integration and may be combined to form a data output circuit.
Inventors
- 👤 Toshio Mimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 05:26
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/017; H03K19/01707; H03K19/01714
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
210 words
An LSI timing circuit comprising a first MOS field-effect transistor (MOST) operating to supply a charging current at least during a precharge period; a second MOST, the drain thereof being connected to the source of said first MOST; a third MOST, the source thereof being connected to the gate of said second MOST; a fourth MOST, the drain thereof being connected to the source of said second MOST, the source thereof being connected to the ground potential, and the gate thereof being connected to a signal output delayed from an activating signal; a fifth MOST, the drain thereof being connected to a power source and the gate thereof being connected to the source of said third MOST; a sixth MOST, the drain thereof being connected to the source of said fifth MOST, the gate thereof being connected to said signal output, and the source thereof being connected to the ground potential; a first booster capacitor connected between said first MOST and said sixth MOST; a second booster capacitor connected between the gate and the source of said second MOST; and an output terminal for an output signal connected to the source of said second MOST; said activating signal being applied to the drain or the gate of said third MOST.
Claim 2
Dependent Claim
210 words
An LSI timing circuit comprising a first MOS field-effect transistor (MOST) operating to supply a charging current at least during a precharge period; a second MOST, the drain thereof being connected to the source of said first MOST; a third MOST, the source thereof being connected to the gate of said second MOST; a fourth MOST, the drain thereof being connected to the source of said second MOST, the source thereof being connected to the ground potential, and the gate thereof being connected to a signal output delayed from an activating signal; a fifth MOST, the drain thereof being connected to a power source and the gate thereof being connected to the source of said third MOST; a sixth MOST, the drain thereof being connected to the source of said fifth MOST, the gate thereof being connected to said signal output, and the source thereof being connected to the ground potential; a first booster capacitor connected between said first MOST and said sixth MOST; a second booster capacitor connected between the gate and the source of said second MOST; and an output terminal for an output signal connected to the source of said second MOST; said activating signal being applied to the drain or the gate of said third MOST.
Claim 3
Dependent Claim
65 words
The timing circuit of claim 1 further comprising one or more additional MOSTs individually between the source of said second MOST and the ground potential, between the source of said fifth MOST and the ground potential and/or between the gate of said second MOST and the ground potential, a precharge signal being received at the gate of each of said one or more additional MOSTs.
Claim 4
Dependent Claim
20 words
The timing circuit of claim 1 wherein a precharge signal is received at to the gate of said first MOST.
Claim 5
Dependent Claim
19 words
The timing circuit of claim 2 wherein said precharge signal is received at the gate of said first MOST.
Claim 6
Dependent Claim
273 words
An LSI timing circuit comprising a first MOS field-effect transistor (MOST) operating to supply a charging current at least during a precharge period; a second MOST, the drain thereof being connected to the source of said first MOST; a third MOST, the source thereof being connected to the gate of said second MOST; a fourth MOST, the drain thereof being connected to the source of said second MOST, the source thereof being connected to the ground potential, and the gate thereof being connected to a signal output delayed from an activating signal, said activating signal being applied to the drain or the gate of said third MOST; a fifth MOST, the drain thereof being connected to a power source and the gate thereof being connected to the source of said third MOST; a sixth MOST, the drain thereof being connected to the source of said fifth MOST, the gate thereof being connected to said signal output, and the source thereof being connected to the ground potential; a first booster capacitor connected between said first MOST and said sixth MOST; a second booster capacitor connected between the gate and the source of said second MOST; a seventh MOST, the drain thereof being connected to the source of said first MOST, and the gate thereof being connected to the gate of said second MOST; an eighth MOST, the drain thereof being connected to the source of said seventh MOST, said precharge signal being received at the gate thereof, and the source thereof being connected to the ground potential; and an output terminal for deriving an output signal connected to the source of said seventh MOST.
Claim 7
Dependent Claim
273 words
An LSI timing circuit comprising a first MOS field-effect transistor (MOST) operating to supply a charging current at least during a precharge period; a second MOST, the drain thereof being connected to the source of said first MOST; a third MOST, the source thereof being connected to the gate of said second MOST; a fourth MOST, the drain thereof being connected to the source of said second MOST, the source thereof being connected to the ground potential, and the gate thereof being connected to a signal output delayed from an activating signal, said activating signal being applied to the drain or the gate of said third MOST; a fifth MOST, the drain thereof being connected to a power source and the gate thereof being connected to the source of said third MOST; a sixth MOST, the drain thereof being connected to the source of said fifth MOST, the gate thereof being connected to said signal output, and the source thereof being connected to the ground potential; a first booster capacitor connected between said first MOST and said sixth MOST; a second booster capacitor connected between the gate and the source of said second MOST; a seventh MOST, the drain thereof being connected to the source of said first MOST, and the gate thereof being connected to the gate of said second MOST; an eighth MOST, the drain thereof being connected to the source of said seventh MOST, said precharge signal being received at the gate thereof, and the source thereof being connected to the ground potential; and an output terminal for deriving an output signal connected to the source of said seventh MOST.
Claim 8
Dependent Claim
68 words
The timing circuit of claim 1 further comprising a seventh MOST, the source thereof being connected to the source of said first MOST and the drain thereof being connected to said power source, said activating signal being inputted through the gate of said seventh MOST, said circuit being characterized as generating a potential higher than said power source during a period until said signal output makes a change.
Claim 9
Dependent Claim
68 words
The timing circuit of claim 2 further comprising a seventh MOST, the source thereof being connected to the source of said first MOST and the drain thereof being connected to said power source, said activating signal being inputted through the gate of said seventh MOST, said circuit being characterized as generating a potential higher than said power source during a period until said signal output makes a change.
Claim 10
Dependent Claim
68 words
The timing circuit of claim 3 further comprising a seventh MOST, the source thereof being connected to the source of said first MOST and the drain thereof being connected to said power source, said activating signal being inputted through the gate of said seventh MOST, said circuit being characterized as generating a potential higher than said power source during a period until said signal ouput makes a change.
Claim 11
Dependent Claim
68 words
The timing circuit of claim 4 further comprising a seventh MOST, the source thereof being connected to the source of said first MOST and the drain thereof being connected to said power source, said activating signal being inputted through the gate of said seventh MOST, said circuit being characterized as generating a potential higher than siad power source during a period until said signal output makes a change.
Claim 12
Dependent Claim
68 words
The timing circuit of claim 5 further comprising a ninth MOST, the source thereof being connected to the source of said first MOST and the drain thereof being conected to said power source, said activating signal being inputted through the gate of said ninth MOST, said circuit being characterized as generating a potential higher than said power source during a period until said signal output makes a change.
Claim 13
Dependent Claim
65 words
The timing circuit of claim 5 further comprising one or more additional MOSTs individually between the source of said second MOST and the ground potential, between the source of said fifth MOST and the ground potential and/or between the gate of said second MOST and the grund potential, said precharge signal being received at the gate of each of said one or more additional MOSTs.
Claim 14
Dependent Claim
19 words
The timing circuit of claim 5 wherein said precharge signal is received at the gate of said first MOST.
Claim 15
Dependent Claim
68 words
The timing circuit of claim 11 further comprising a ninth MOST, the source thereof being connected to the source of said first MOST and the drain thereof being connected to said power source, said activating signal being inputted through the gate of said ninth MOST, said circuit being characterized as generating a potential higher than said power source during a period until said signal output makes a change.
Claim 16
Dependent Claim
68 words
The timing circuit of claim 12 further comprising a ninth MOST, the source thereof being connected to the source of said first MOST and the drain thereof being connected to said power source, said activating signal being inputted through the gate of said ninth MOST, said circuit being characterized as generating a potential higher than said power source during a period until said signal output makes a change.
Claim 17
Dependent Claim
19 words
The timing circuit of claim 11 wherein said precharge signal is received at the gate of said first MOST.
Claim 18
Dependent Claim
68 words
The timing circuit of claim 15 further comprising a ninth MOST, the source thereof being connected to the source of said first MOST and the drain thereof being connected to said power source, said activating signal being inputted through the gate of said ninth MOST, said circuit being characterized as generating a potential higher than said power source during a period until said signal output makes a change.
References Cited (Backward Citations)
US4371795A
Cited
US4390797A
Cited
US4395644A
Cited
US4587446A
Cited
US4574203A
Cited
US4521701A
Cited
US4542307A
Cited
US4587447A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-06-29 | 1990-12-29 | 1991-06-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-06-29 | 1994-12-29 | 1995-06-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-06-29 | 1998-12-29 | 1999-06-30 | $7700.00 | Window Closed / Lapsed |