US4587446A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Field effect transistor output circuit operable by a reduced amount of current
Assignee: NEC Corp
•
Filing: 1983-05-31
•
Granted: 1986-05-06
•
Expires: 2003-05-31
Abstract
Abstract An output circuit which can operate at a high-speed and with a small power consumption is disclosed. The output circuit comprises a first series circuit including first and second transistors, an intermediate junction of the first and second transistors being connected to an output terminal, an impedance means, means for connecting one end of the impedance means to a power voltage terminal, and a third transistor connected between the other end of the impedance means to a second voltage terminal, one and the other ends of the impedance means being connected to control electrodes of the second and first transistors, respectively.
Inventors
- 👤 Koichiro Okumura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 05:36
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/017; H03K19/01707; H03K19/01714; H03K19/02; H03K19/08; H03K19/094; H03K19/09425; H03K19/09429
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
200 words
An output circuit comprising: a first voltage terminal, a second voltage terminal, an output terminal, a first transistor having a drain-source path coupled between said first voltage terminal and said output terminal, second and third transistors having drain-source paths coupled in series between said output terminal and said second voltage terminal, a data input terminal, a first control terminal for receiving a first control signal, a second control terminal for receiving a second control signal complementary to said first control signal, a fourth transistor having a drain-source path coupled between said first voltage terminal and a gate of said second transistor, a fifth transistor having a drain-source path coupled between a gate of said first transistor and said second voltage terminal, impedance means coupled between the gate of said second transistor and the gate of said first transistor, a sixth transistor having a drain-source path connected in parallel with the drain-source path of said fifth transistor, means for coupling gates of said third and sixth transistors to said data input terminal, means for coupling a gate of said fifth transistor to said first control terminal, and means for coupling a gate of said fourth transistor with said second control terminal.
Claim 2
Dependent Claim
200 words
An output circuit comprising: a first voltage terminal, a second voltage terminal, an output terminal, a first transistor having a drain-source path coupled between said first voltage terminal and said output terminal, second and third transistors having drain-source paths coupled in series between said output terminal and said second voltage terminal, a data input terminal, a first control terminal for receiving a first control signal, a second control terminal for receiving a second control signal complementary to said first control signal, a fourth transistor having a drain-source path coupled between said first voltage terminal and a gate of said second transistor, a fifth transistor having a drain-source path coupled between a gate of said first transistor and said second voltage terminal, impedance means coupled between the gate of said second transistor and the gate of said first transistor, a sixth transistor having a drain-source path connected in parallel with the drain-source path of said fifth transistor, means for coupling gates of said third and sixth transistors to said data input terminal, means for coupling a gate of said fifth transistor to said first control terminal, and means for coupling a gate of said fourth transistor with said second control terminal.
Claim 3
Dependent Claim
18 words
The circuit according to claim 1, in which said first to sixth transistors are insulated-gate field effect transistors.
Claim 4
Dependent Claim
15 words
The circuit according to claim 1, in which said impedance means includes a seventh transistor.
Claim 5
Dependent Claim
16 words
The circuit according to claim 3, in which said seventh transistor is of a depletion type.
Claim 6
Dependent Claim
23 words
The circuit according to claim 1, further comprising a resistor coupled between the gate of the first transistor and said first voltage terminal.
Claim 7
Dependent Claim
183 words
An output circuit comprising: a first voltage terminal, a second voltage terminal, an output terminal, a first field effect transistor having a drain-source path coupled between said first voltage terminal and said output terminal, second and third field effect transistors having drain-source paths coupled in series between said output terminal and said second voltage terminal, a data input terminal for receiving an input signal, a first circuit node, a second circuit node, a fourth field effect transistor having a drain-source path coupled between said second circuit node and said second voltage terminal, a fifth field effect transistor of a depletion type having a drain-source path coupled between said first circuit node and said second circuit node and having a gate coupled to said second node, first means for connecting said second node to said first voltage terminal, second means for connecting a gate of said first transistor to said second circuit node, third means for coupling gates of said third and fourth transistors to said input signal, and fourth means for connecting said first circuit node to the gate of said second transistor.
Claim 8
Dependent Claim
183 words
An output circuit comprising: a first voltage terminal, a second voltage terminal, an output terminal, a first field effect transistor having a drain-source path coupled between said first voltage terminal and said output terminal, second and third field effect transistors having drain-source paths coupled in series between said output terminal and said second voltage terminal, a data input terminal for receiving an input signal, a first circuit node, a second circuit node, a fourth field effect transistor having a drain-source path coupled between said second circuit node and said second voltage terminal, a fifth field effect transistor of a depletion type having a drain-source path coupled between said first circuit node and said second circuit node and having a gate coupled to said second node, first means for connecting said second node to said first voltage terminal, second means for connecting a gate of said first transistor to said second circuit node, third means for coupling gates of said third and fourth transistors to said input signal, and fourth means for connecting said first circuit node to the gate of said second transistor.
Claim 9
Dependent Claim
35 words
The circuit according to claim 6, further comprising a sixth field effect transistor connected in parallel with said fourth transistor and means for supplying a gate of said sixth transistor with a first control signal.
Claim 10
Dependent Claim
45 words
The circuit according to claim 7, further comprising a seventh field effect transistor controlled by a second control signal having opposite phase to said first control signal, said seventh transistor having a drain-source path connected in parallel with the drain-source path of said fourth transistor.
Claim 11
Dependent Claim
23 words
The circuit according to claim 6, further comprising a resistor coupled between said first voltage terminal and the gate of said first transistor.
Claim 12
Dependent Claim
133 words
An output circuit comprising: a first field effect transistor having a drain-source path coupled between a first voltage terminal and an output terminal, second and third field effect transistors having drain-source paths connected in series between said output terminal and a second voltage terminal, means for receiving a first control signal, means for receiving a second control signal complementary to said first control signal, first means for receiving an input signal, means for rendering said second transistor conductive in response to said second control signal, second means for controlling said first and third transistors in complementary manner in response to said input signal when said second control signal is present, and third means for rendering said first and second transistors nonconductive in response to said first control signal irrespective of said input signal.
Claim 13
Dependent Claim
133 words
An output circuit comprising: a first field effect transistor having a drain-source path coupled between a first voltage terminal and an output terminal, second and third field effect transistors having drain-source paths connected in series between said output terminal and a second voltage terminal, means for receiving a first control signal, means for receiving a second control signal complementary to said first control signal, first means for receiving an input signal, means for rendering said second transistor conductive in response to said second control signal, second means for controlling said first and third transistors in complementary manner in response to said input signal when said second control signal is present, and third means for rendering said first and second transistors nonconductive in response to said first control signal irrespective of said input signal.
Claim 14
Dependent Claim
47 words
The output circuit according to claim 10, wherein said first means includes a fourth field effect transistor having a drain-source path coupled between said first voltage terminal and the gate of said second transistor and means responsive to said second control signal for rendering said transistor conductive.
Claim 15
Dependent Claim
74 words
The output circuit according to claim 11, wherein said second means includes: a fifth field effect transistor having a drain-source path coupled between the gate of said second transistor and a first node, a sixth field effect transistor having a drain-source path coupled between said first node and said second voltage terminal and having a gate receiving said input signal, and means for connecting said first node to the gate of said first transistor.
Claim 16
Dependent Claim
25 words
The output circuit according to claim 12, wherein said third means includes means for operatively short-circuiting between said first node and said second voltage terminal.
References Cited (Backward Citations)
US4074237A
Cited
US4096398A
Cited
US4345172A
Cited
US4284905A
Cited
US4376900A
Cited
US4347447A
Cited
US4443715A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-05-05 | 1989-11-04 | 1990-05-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-05-05 | 1993-11-04 | 1994-05-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-05-05 | 1997-11-04 | 1998-05-06 | $7700.00 | Window Closed / Lapsed |