Patent US4910670A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4910670A Expired / Lapsed US ⏱️ 0.0 years remaining

Sound generation and disk speed control apparatus for use with computer systems

Assignee: Apple Inc
•
Filing: 1987-05-19
•
Granted: 1990-03-20
•
Expires: 2007-05-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An apparatus for generating an analog audio signal and a speed control signal for a disk drive for use with a microprocessor having a RAM which provides a video signal for a raster scanned display. Direct addressing to the RAM is used during horizontal blanking periods to allow data to be read from the RAM and used to generate the audio and speed control signals. The data is updated during the blanking periods. The speed control signal to the disk controller varies as a function of track (radius).

Inventors

  • 👤 Burrell C. Smith
  • 👤 Andrew J. Hertzfeld

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 07:57
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/06; G06F3/0601; G06F3/16; G11; G11B; G11B19/00; G11B19/20; G11B19/24; G11B19/28; G06F3/0668; G06F3/0671; G06F3/0673

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 389 words
In a computer system which includes a microprocessor and a random-access memory (RAM) and which provides a video signal for a raster scanned display, wherein said microprocessor accesses said RAM for loading data and said data is read from said RAM for presentation to said raster scanned display, an apparatus for generating an analog audio signal comprising: a first counter for providing a digital count representative of timing of said video signal for said display, said first counter providing a vertical line count and a horizontal bit count for each frame of said display; first address multiplexing means coupled to said first counter, microprocessor and said RAM for coupling either an address signal from said microprocessor or said digital count from said first counter to access a location of said RAM; second address multiplexing means coupled to said first counter and said RAM, for coupling a portion of said digital count from said first counter to access said RAM by direct memory access; said portion of said digital count coupled by said second address multiplexing means accesses audio data stored in said RAM, at least during a portion of the horizontal blanking period of said video signal, said audio data being programmed by said microprocessor and stored in said RAM; said first address multiplexing means for coupling said digital count from said first counter as an address to said RAM during a video display cycle to access video data stored in said RAM and for coupling address signals from said microprocessor to said RAM at least during portions of the vertical blanking period to update said audio data in said RAM; waveform means coupled to receive said stored audio data from said RAM during said portion of said horizontal blanking period and for converting said audio data to said analog audio signal; said waveforms means further having a second counter into which said audio data is loaded from said RAM, said second counter counting at a predetermined rate after said audio data is loaded; and said waveform means further including pulse generation means coupled to said second counter for initiating a pulse when said second counter is loaded and for ending said pulse when said second counter reaches a predetermined count, such that a frequency of said audio signal is determined by a programmed value of said audio data.
Claim 2
Dependent Claim 389 words
In a computer system which includes a microprocessor and a random-access memory (RAM) and which provides a video signal for a raster scanned display, wherein said microprocessor accesses said RAM for loading data and said data is read from said RAM for presentation to said raster scanned display, an apparatus for generating an analog audio signal comprising: a first counter for providing a digital count representative of timing of said video signal for said display, said first counter providing a vertical line count and a horizontal bit count for each frame of said display; first address multiplexing means coupled to said first counter, microprocessor and said RAM for coupling either an address signal from said microprocessor or said digital count from said first counter to access a location of said RAM; second address multiplexing means coupled to said first counter and said RAM, for coupling a portion of said digital count from said first counter to access said RAM by direct memory access; said portion of said digital count coupled by said second address multiplexing means accesses audio data stored in said RAM, at least during a portion of the horizontal blanking period of said video signal, said audio data being programmed by said microprocessor and stored in said RAM; said first address multiplexing means for coupling said digital count from said first counter as an address to said RAM during a video display cycle to access video data stored in said RAM and for coupling address signals from said microprocessor to said RAM at least during portions of the vertical blanking period to update said audio data in said RAM; waveform means coupled to receive said stored audio data from said RAM during said portion of said horizontal blanking period and for converting said audio data to said analog audio signal; said waveforms means further having a second counter into which said audio data is loaded from said RAM, said second counter counting at a predetermined rate after said audio data is loaded; and said waveform means further including pulse generation means coupled to said second counter for initiating a pulse when said second counter is loaded and for ending said pulse when said second counter reaches a predetermined count, such that a frequency of said audio signal is determined by a programmed value of said audio data.
Claim 3
Dependent Claim 17 words
The apparatus defined by claim 1 wherein ending of said pulse occurs when said second counter overflows.
Claim 4
Dependent Claim 18 words
The apparatus defined by claim 2 including integration means for integrating said pulses from said pulse generation means.
Claim 5
Dependent Claim 21 words
The apparatus defined by claim 1 or 3 wherein said horizontal blanking means occurs at a frequency of approximately 22,000 Hz.
Claim 6
Dependent Claim 18 words
The apparatus defined by claim 4 wherein said vertical blanking occurs at a frequency of approximately 60 Hz.
Claim 7
Dependent Claim 36 words
The apparatus defined by claim 1 including an additional waveform means for converting data from said RAM, addressed during said horizontal blanking period by said first counter, to a speed control signal for a disk drive.
Claim 8
Dependent Claim 254 words
In a computer system which includes a microprocessor and a random-access memory (RAM) and which provides a video signal for a raster scanned display, a method for generating an analog audio signal from digital data signals which are stored in said RAM by said microprocessor, comprising the steps of: generating digital data signals under control of said microprocessor by storing a base number, adding a predetermined number to said base number, using the most significant bits as a location in a lookup table, storing the sum as said base number, and using a value stored at said location accessed by the most significant bits as output for storage in said RAM; storing said digital data signals in said RAM; generating address signals from a first counter; accessing said RAM by using said address signals from said first counter during a video display cycle to access video data stored in said RAM; accessing said RAM by using said address signals from said first counter during portions of horizontal blanking periods by direct memory access to obtain said stored digital data signals representative of said audio signal; converting said digital data signals into said analog audio signal by generating a pulse which pulse-width is dependent on the value of said digital data signal and integrating said pulse to generate waveforms for said analog audio signal; loading said RAM with new digital data signals representative of new audio signals during vertical blanking periods, wherein said microprocessor accesses said RAM for loading of said new digital data signals.
Claim 9
Dependent Claim 254 words
In a computer system which includes a microprocessor and a random-access memory (RAM) and which provides a video signal for a raster scanned display, a method for generating an analog audio signal from digital data signals which are stored in said RAM by said microprocessor, comprising the steps of: generating digital data signals under control of said microprocessor by storing a base number, adding a predetermined number to said base number, using the most significant bits as a location in a lookup table, storing the sum as said base number, and using a value stored at said location accessed by the most significant bits as output for storage in said RAM; storing said digital data signals in said RAM; generating address signals from a first counter; accessing said RAM by using said address signals from said first counter during a video display cycle to access video data stored in said RAM; accessing said RAM by using said address signals from said first counter during portions of horizontal blanking periods by direct memory access to obtain said stored digital data signals representative of said audio signal; converting said digital data signals into said analog audio signal by generating a pulse which pulse-width is dependent on the value of said digital data signal and integrating said pulse to generate waveforms for said analog audio signal; loading said RAM with new digital data signals representative of new audio signals during vertical blanking periods, wherein said microprocessor accesses said RAM for loading of said new digital data signals.
Claim 10
Dependent Claim 368 words
In a computer system which includes a microprocessor and a random-access memory (RAM) and which provides a video signal for a raster scanned display, wherein said microprocessor accesses said RAM for loading data and said data is read from said RAM for presentation to said raster scanned display, an apparatus for generating a speed control signal for a disk drive comprising: a first counter for providing a digital count representative of timing of said video signal for said display, said first counter providing a vertical line count and a horizontal bit count for each frame of said display; first address multiplexing means coupled to said microprocessor, RAM and said first counter for coupling either an address signal from said microprocessor or said digital count from said first counter to access a location of said RAM; second address multiplexing means coupled to said first counter and said RAM, for coupling a portion of said digital count from said first counter to access said RAM by direct memory access; said portion of said digital count coupled by said second address multiplexing means accesses disk speed data stored in said RAM, at least during a portion of the horizontal blanking period of said video signal; said first address multiplexing means for coupling said digital count from said first counter as an address to said RAM during a video display cycle to access video data stored in said RAM and for coupling address signals from said microprocessor to said RAM at least during portions of the vertical blanking period to update said disk speed data in said RAM; waveform means for receiving said stored disk speed data from said locations and for converting said disk speed data to said speed control signal; said waveform means having a second counter into which said disk speed data is loaded from said locations of said RAM, said second counter counting at a predetermined rate after said data is loaded; and said waveform means further including pulse generation means coupled to said second counter for initiating a pulse when said second counter begins counting and for ending said pulse when said second counter reaches a predetermined count, said pulse generation means coupled to said second counter.
Claim 11
Dependent Claim 368 words
In a computer system which includes a microprocessor and a random-access memory (RAM) and which provides a video signal for a raster scanned display, wherein said microprocessor accesses said RAM for loading data and said data is read from said RAM for presentation to said raster scanned display, an apparatus for generating a speed control signal for a disk drive comprising: a first counter for providing a digital count representative of timing of said video signal for said display, said first counter providing a vertical line count and a horizontal bit count for each frame of said display; first address multiplexing means coupled to said microprocessor, RAM and said first counter for coupling either an address signal from said microprocessor or said digital count from said first counter to access a location of said RAM; second address multiplexing means coupled to said first counter and said RAM, for coupling a portion of said digital count from said first counter to access said RAM by direct memory access; said portion of said digital count coupled by said second address multiplexing means accesses disk speed data stored in said RAM, at least during a portion of the horizontal blanking period of said video signal; said first address multiplexing means for coupling said digital count from said first counter as an address to said RAM during a video display cycle to access video data stored in said RAM and for coupling address signals from said microprocessor to said RAM at least during portions of the vertical blanking period to update said disk speed data in said RAM; waveform means for receiving said stored disk speed data from said locations and for converting said disk speed data to said speed control signal; said waveform means having a second counter into which said disk speed data is loaded from said locations of said RAM, said second counter counting at a predetermined rate after said data is loaded; and said waveform means further including pulse generation means coupled to said second counter for initiating a pulse when said second counter begins counting and for ending said pulse when said second counter reaches a predetermined count, said pulse generation means coupled to said second counter.
Claim 12
Dependent Claim 18 words
The apparatus defined by claim 8 including integration means for integrating said pulses from said pulse generation means.
Claim 13
Dependent Claim 29 words
The apparatus defined by claim 8 wherein said computer system senses disk drive speed and varies said control signal as a function of said speed to provide dynamic calibration.
Claim 14
Independent Claim 26 words
The apparatus defined by claims 8 or 10 wherein said speed control signal is varied as a function of the track being accessed on a disk.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-03-19 1993-09-18 1994-03-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-03-19 1997-09-18 1998-03-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-03-19 2001-09-18 2002-03-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag