Patent US4870031A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4870031A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a semiconductor device

Assignee: National Institute of Advanced Industrial Science and Technology
•
Filing: 1987-09-30
•
Granted: 1989-09-26
•
Expires: 2007-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a method of manufacturing a semiconductor device comprising melting an amorphous or polycrystalline first semiconductor layer formed on the surface of a first dielectric layer by irradiating energy rays thereon, and converting the same into single crystals by the subsequent lowering of the temperature and forming a second dielectric layer and a second semiconductor layer on the first semiconductor layer. Energy rays are irradiated under the condition capable of melting the first semiconductor layer through the second semiconductor layer and the second dielectric layer and, after the completion of the conversion into single crystals, the second semiconductor layer and the second dielectric layer are eliminated through etching.

Inventors

  • 👤 Kazuyuki Sugahara
  • 👤 Tadashi Nishimura
  • 👤 Shigeru Kusunoki
  • 👤 Yasuo Inoue

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 05:36
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/20; H10P14/38; H10P14/3802; H10P14/3808; H10P14/3814; H10D; H10D84/00; H10D84/01; H10D84/02; H10D84/03; H10D84/038; H10D88/00; H10D88/01; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/32; H10P14/3202; H10P14/3238; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/381; H10P14/3818; H10P14/382; Y; Y10; Y10S; Y10S117/00; Y10S117/903; Y10S117/904; Y10S117/905; Y10S148/00; Y10S148/09

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 234 words
A method of manufacturing a semiconductor device on a substrate comprising the steps of: (a) depositing on a substrate a first semiconductor layer formed of non-single crystal semiconductor material; (b) forming on said first semiconductor layer a separator layer; (c) depositing on said separator layer a second semiconductor layer; (d) sequentially heating portions of said second semiconductor layer to a temperature above the melting point of said first semiconductor layer while simultaneously forming in said heated portions a laterally non-uniform temperature pattern in which laterally extending substantially parallel higher temperature stripe portions are interspersed alternately with laterally extending substantially parallel lower temperature stripe portions, and thereby melting the adjacent portions of said first semiconductor layer through heat transfer from said second semiconductor layer through said separator layer while forming in said adjacent melted portions of said first semiconductor layer the pattern of laterally extending substantially parallel higher and lower temperature stripe portions corresponding to said laterally non-uniform temperature pattern; (e) cooling the melted portions of said first semiconductor layer whereby nucleation and single crystal growth is caused to first begin therein in said lower temperature stripe portions and propagate laterally toward and into said higher temperature stripe portions to form a single crystal structure through re-crystallization; (f) removing said second semiconductor layer and said separator layer; and (g) forming at least one semiconductor device in said single crystal structure of said first semiconductor layer.
Claim 2
Independent Claim 234 words
A method of manufacturing a semiconductor device on a substrate comprising the steps of: (a) depositing on a substrate a first semiconductor layer formed of non-single crystal semiconductor material; (b) forming on said first semiconductor layer a separator layer; (c) depositing on said separator layer a second semiconductor layer; (d) sequentially heating portions of said second semiconductor layer to a temperature above the melting point of said first semiconductor layer while simultaneously forming in said heated portions a laterally non-uniform temperature pattern in which laterally extending substantially parallel higher temperature stripe portions are interspersed alternately with laterally extending substantially parallel lower temperature stripe portions, and thereby melting the adjacent portions of said first semiconductor layer through heat transfer from said second semiconductor layer through said separator layer while forming in said adjacent melted portions of said first semiconductor layer the pattern of laterally extending substantially parallel higher and lower temperature stripe portions corresponding to said laterally non-uniform temperature pattern; (e) cooling the melted portions of said first semiconductor layer whereby nucleation and single crystal growth is caused to first begin therein in said lower temperature stripe portions and propagate laterally toward and into said higher temperature stripe portions to form a single crystal structure through re-crystallization; (f) removing said second semiconductor layer and said separator layer; and (g) forming at least one semiconductor device in said single crystal structure of said first semiconductor layer.
Claim 3
Dependent Claim 125 words
A method as set forth in claim 1 wherein said substantially parallel higher and lower temperature stripe portions are formed in said second semiconductor layer by: (a) positioning a mask layer over said second semiconductor layer, said mask layer being patterned in the form of substantially parallel stripe portions in the form of the desired parallel stripe temperature pattern and selected to influence the magnitude of absorption and reflection of an energy beam passing therethrough; and (b) irradiating said second semiconductor layer with an energy beam through said mask layer whereby energy absorption in selected parallel stripe portions of said second semiconductor layer is enhanced to form higher temperature stripe portions and is reduced by reflection of said energy beam in the interspersed stripe portions.
Claim 4
Dependent Claim 17 words
A method as set forth in claim 2 in which the energy beam is an electron beam.
Claim 5
Dependent Claim 17 words
A method as set forth in claim 2 in which the energy beam is a laser beam.
Claim 6
Dependent Claim 32 words
A method as set forth in claim 2 in which a second separator layer is formed on said second semiconductor layer and said mask layer is positioned on said second separator layer.
Claim 7
Dependent Claim 33 words
A method as set forth in claim 2 wherein said separator layer has openings therein through which connecting portions of said single crystal semiconductor extend to make contact with said first semiconductor layer.
Claim 8
Dependent Claim 49 words
A method as set forth in claim 6 in which said mask layer includes energy absorption enhancing portions positioned over said single crystal connecting portions for enhancing absorption of energy from said energy beam in those regions of said second semiconductor layer positioned over said single crystal connecting portions.
Claim 9
Dependent Claim 47 words
A method as set forth in claim 2 in which said separator layer comprises silicon oxide having a thickness of from about 0.05 to 0.8 μm, and said second semiconductor layer is formed of non-single crystal silicon having a thickness of from about 0.2 to 1 μm.
Claim 10
Dependent Claim 45 words
A method as set forth in claim 8 wherein said separator layer is formed of a composite body comprising a silicon nitride film and a silicon oxide film, in which said silicon nitride film is disposed on the side adjacent to said second semiconductor layer.
Claim 11
Dependent Claim 25 words
A method as set forth in claim 2 wherein the mask layer is formed of silicon nitride and the energy beam is a laser beam.
Claim 12
Dependent Claim 23 words
A method as set forth in claim 10 wherein the mask layer has a thickness of from about 0.035 to about 0.08 μm.
Claim 13
Independent Claim 40 words
A method as set forth in claims 2, 10 or 11 wherein the energy beam is a laser beam and is moved at a predetermined speed along the longitudinal direction of said substantially parallel stripe portions of said mask layer.
Claim 14
Dependent Claim 37 words
A method as set forth in claim 2 wherein said mask layer is a composite body comprising a silicon nitride film and a high temperature melting point metal film, and the energy beam is an electron beam.
Claim 15
Dependent Claim 43 words
A method as set forth in claim 13 wherein the silicon nitride film has a thickness of from about 0.01 to about 0.03 μm and the high temperature melting point metal film has a thickness of from about 0.05 to about 1 μm.
Claim 16
Dependent Claim 18 words
A method as set forth in claim 14 wherein the high temperature melting point metal film is tungsten.
Claim 17
Independent Claim 34 words
A method as defined in claims 13, 14 or 15 wherein the electron beam is moved at a predetermined speed along the longitudinal direction of said substantially parallel stripe portions of said mask layer.

References Cited (Backward Citations)

US3600237A Cited
US4330363A Cited
US4670086A Cited
US4599133A Cited
US4523962A Cited
JPS59121829A Cited
US4444620A Cited
US4661167A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-09-25 1993-03-27 1993-09-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-09-25 1997-03-27 1997-09-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-09-25 2001-03-27 2001-09-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag