US4864164A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit with switching noise reduction by feedback
Assignee: Toshiba Corp
•
Filing: 1988-10-07
•
Granted: 1989-09-05
•
Expires: 2008-10-07
Abstract
Abstract An integrated circuit includes an input buffer circuit and an output buffer circuit. The source voltage to the input buffer circuit and the output buffer circuit are supplied through bonding pads formed independently on a semiconductor chip, and electrically connected to a source potential lead pin. The input node of the input buffer circuit is coupled to the source potential of the output buffer circuit with a capacitor.
Inventors
- 👤 Shigeo Ohshima
- 👤 Youichi Suzuki
- 👤 Makoto Segawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:53
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/1057; G11C5/00; G11C5/06; G11C5/063; G11C5/14; G11C7/1078; G11C7/1084; H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
118 words
An integrated circuit formed on a semiconductor chip, comprising: input circuit means for receiving an input signal, having an input node; output circuit means for outputting an output signal; first terminal means of said input circuit for receiving a first reference voltage which fluctuates in response to said output signal of said output circuit means; second terminal means of said output circuit means for receiving a second reference voltage which fluctuates in response to said output signal of said output circuit means; and means for coupling the second reference voltage to the input node of the input circuit means for compensating a voltage fluctuation between the input node of the input circuit means and the first terminal means.
Claim 2
Dependent Claim
118 words
An integrated circuit formed on a semiconductor chip, comprising: input circuit means for receiving an input signal, having an input node; output circuit means for outputting an output signal; first terminal means of said input circuit for receiving a first reference voltage which fluctuates in response to said output signal of said output circuit means; second terminal means of said output circuit means for receiving a second reference voltage which fluctuates in response to said output signal of said output circuit means; and means for coupling the second reference voltage to the input node of the input circuit means for compensating a voltage fluctuation between the input node of the input circuit means and the first terminal means.
Claim 3
Dependent Claim
13 words
The integrated circuit of claim 1, wherein the coupling means includes a capacitor.
Claim 4
Dependent Claim
37 words
The integrated circuit means of claim 2, further comprising an input terminal means for receiving an input signal, and a resistive means for connecting the input node of the input circuit means to the input terminal means.
Claim 5
Dependent Claim
16 words
The integrated circuit of claim 1, wherein the input circuit means includes a Schmitt trigger circuit.
Claim 6
Dependent Claim
25 words
The integrated circuit of claim 4, wherein the output circuit means includes a MOS transistor having a source electrode connected to the second terminal means.
Claim 7
Dependent Claim
37 words
The integrated circuit according to claim 1, wherein the first terminal means includes a first bonding pad formed on the semiconductor chip, and the second terminal means includes a second bonding pad formed on the semiconductor chip.
Claim 8
Dependent Claim
94 words
An integrated circuit for supplying an output signal to a load capacitor, comprising: first pad means for receiving first reference voltage which fluctuates in response to the output signal; second pad means for receiving second reference voltage which fluctuates in response to the output signal; input circuit means being supplied with the first reference voltage, having an input node; output circuit being supplied with the second reference voltage; and means for coupling the second reference voltage to the input node for compensating a voltage fluctuation between the input node and the first terminal means.
Claim 9
Dependent Claim
94 words
An integrated circuit for supplying an output signal to a load capacitor, comprising: first pad means for receiving first reference voltage which fluctuates in response to the output signal; second pad means for receiving second reference voltage which fluctuates in response to the output signal; input circuit means being supplied with the first reference voltage, having an input node; output circuit being supplied with the second reference voltage; and means for coupling the second reference voltage to the input node for compensating a voltage fluctuation between the input node and the first terminal means.
Claim 10
Dependent Claim
64 words
The integrated circuit of claim 7, wherein the input circuit means comprising: first MOS transistor of first conductivity type having a source electrode supplied with a power source voltage, and a drain electrode; second MOS transistor of second conductivity type, having a source electrode connected to the first terminal means and a drain electrode connected to the drain electrode of the first MOS transistor.
Claim 11
Dependent Claim
39 words
The integrated circuit of claim 8, wherein the output circuit means comprises third MOS transistor of the second conductivity type, having a source electrode connected to the second terminal means, and a drain electrode connected to the load capacitor.
Claim 12
Dependent Claim
34 words
THe integrated circuit of claim 9, further comprising: third terminal means for receiving an input signal; and resistive means for connecting the input node of the input circuit means to the third terminal means.
References Cited (Backward Citations)
SU1023659A1
Cited
US4656370A
Cited
US4613771A
Cited
US4609834A
Cited
US4754170A
Cited
US4761572A
Cited
US4783601A
Cited
US4740717A
Cited
US4785201A
Cited
US4797579A
Cited
US4777389A
Cited
US4782252A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-04 | 1993-03-06 | 1993-09-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-04 | 1997-03-06 | 1997-09-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-04 | 2001-03-06 | 2001-09-05 | $7700.00 | Window Closed / Lapsed |