Patent US4851653A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4851653A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit for memorizing and processing information confidentially, including an anti-fraud device

Assignee: Thomson Composants Militaires et Spatiaux
•
Filing: 1987-11-06
•
Granted: 1989-07-25
•
Expires: 2007-11-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit for memorizing and processing information confidentially, which includes a device for controlling access to its own functions, intended to receive a confidential code, and a time delay circuit imparting a minimum predetermined delay between two attempts at introducing a confidential code even in the event of a power cut of the circuit between attempts.

Inventors

  • 👤 Gilles Limisaque
  • 👤 Laurent Sourgen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 14:13
CPC Classifications
G; G07; G07F; G07F7/00; G07F7/08; G07F7/10; G07F7/1008; G06; G06F; G06F21/00; G06F21/30; G06F21/31; G06Q; G06Q20/00; G06Q20/30; G06Q20/34; G06Q20/341; G07F7/1025; G07F7/1083

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 268 words
An integrated circuit for memorizing and processing information confidentially, comprising: an electrically programmable non-volatile memory containing, among other things, enabling data; input/output means for coupling the circuit to a data transfer device; processing means interconnected between the input/output means and the non-volatile memory, said processing means being provided with an n-bit address counter, a read/write control logic and an access control circuit; said access control circuit including: a decoder circuit for decoding n-bit access codes introduced by way of the input/output means, said decoder circuit having a blocking input for inhibiting its operation; a comparator with two inputs connected respectively to an output of the decoder circuit and an output of the non-volatile memory to allow comparison of an n-bit access code stored in the memory and an n-bit code transmitted by the decoder circuit; said comparator having an output connected to the input of a flip-flop, the output of said flip-flop being connected to one input of a time-delay circuit for imparting a minimum predetermined delay between two attempts at introducing a confidential n-bit access code; said time-delay circuit having a first and a second input and one output: said first input connected to an output of the n-bit address counter which outputs a charging signal upon reception of n bits at the decoder circuit, said second input connected to the output of the flip-flop, said output of the time-delay circuit being connected to the blocking input of the decoder circuit; said time-delay circuit outputting to the decoder circuit a blocking signal of a predetermined minimum duration corresponding to a delay necessary to discharge the time-delay circuit.
Claim 2
Dependent Claim 268 words
An integrated circuit for memorizing and processing information confidentially, comprising: an electrically programmable non-volatile memory containing, among other things, enabling data; input/output means for coupling the circuit to a data transfer device; processing means interconnected between the input/output means and the non-volatile memory, said processing means being provided with an n-bit address counter, a read/write control logic and an access control circuit; said access control circuit including: a decoder circuit for decoding n-bit access codes introduced by way of the input/output means, said decoder circuit having a blocking input for inhibiting its operation; a comparator with two inputs connected respectively to an output of the decoder circuit and an output of the non-volatile memory to allow comparison of an n-bit access code stored in the memory and an n-bit code transmitted by the decoder circuit; said comparator having an output connected to the input of a flip-flop, the output of said flip-flop being connected to one input of a time-delay circuit for imparting a minimum predetermined delay between two attempts at introducing a confidential n-bit access code; said time-delay circuit having a first and a second input and one output: said first input connected to an output of the n-bit address counter which outputs a charging signal upon reception of n bits at the decoder circuit, said second input connected to the output of the flip-flop, said output of the time-delay circuit being connected to the blocking input of the decoder circuit; said time-delay circuit outputting to the decoder circuit a blocking signal of a predetermined minimum duration corresponding to a delay necessary to discharge the time-delay circuit.
Claim 3
Dependent Claim 27 words
The integrated circuit as claimed in claim 1, wherein said blocking signal of predetermined minimum duration is sent even in the case of a power supply failure.
Claim 4
Dependent Claim 105 words
The integrated circuit as claimed in claim 1, wherein said time-delay circuit includes a first and a second field-effect transistor, connected in series between a first potential Vcc and second potential Vss, the drains of both transistors being connected together and to the cathode of a diode whose anode is connected to the second potential Vss, the gate of the first transistor being connected to the first input of the time-delay circuit, and the gate of the second transistor being connected to the second input of the time-delay circuit, the output of the time-delay circuit being connected to the common connection between the two transistors.
Claim 5
Dependent Claim 26 words
The integrated circuit as in claim 3, wherein the diode is formed by the junction existing between the drain of the second transistor and the substrate.
Claim 6
Dependent Claim 105 words
The integrated circuit as claimed in claim 2, wherein said time-delay circuit includes a first and a second field-effect transistor, connected in series between a first potential Vcc and second potential Vss, the drains of both transistors being connected together and to the cathode of a diode whose anode is connected to the second potential Vss, the gate of the first transistor being connected to the first input of the time-delay circuit, and the gate of the second transistor being connected to the second input of the time-delay circuit, the output of the time-delay circuit being connected to the common connection between the two transistors.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-07-24 1993-01-23 1993-07-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-07-24 1997-01-23 1997-07-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-07-24 2001-01-23 2001-07-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag