US4698529A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output control circuit to prevent output of initial spike noise
Assignee: Fujitsu Ltd
•
Filing: 1985-05-20
•
Granted: 1987-10-06
•
Expires: 2005-05-20
Abstract
Abstract Initial spike noise which occurs, when an IC is switched on, is suppressed by an output control circuit provided between the output terminal of an inner logic circuit and an output circuit of the IC. The output control circuit clamps the input terminal of the output control circuit until the supply voltage builds up to a steady state. The output control circuit comprises two stages each connected between the supply voltage and ground. The first stage has a series connection of a first FET and first resistor, the second stage has a series connection of a second FET, third FET and second resistor. The first FET is controlled by a reset signal and turns off the second FET until the reset signal is released. The second FET turns off the third FET which transmits the output signal of the inner circuit to the output circuit of the IC. When the reset signal is released, the third FET and hence the output circuit begins operation.
Inventors
- 👤 Fumitaka Asami
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 21:15
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/16; H03K17/22; H03K17/223
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
229 words
An output control circuit for an IC device for clamping an input terminal of an output circuit of said IC to prevent the output of an initial noise spike appearing at the starting time when a supply voltage is building up in the IC device, said output control circuit comprising: an input terminal for receiving an input signal; an output terminal for providing an output; first and second voltage supply lines for providing said supply voltage; a first resistive element having a first end connnected to said first voltage supply line and a second end connected to a first junction point; a first transistor, connected between said first junction point and said second voltage supply line, said transistor having a gate for receiving a reset signal, said first transistor further being turned off in response to said reset signal; second and third transistors connected in series between said first voltage supply line and a second junction point operatively connected to said output terminal, said second transistor having a gate connected to said first junction point such that said second transistor is turned off when the reset signal is applied to the gate of said first transistor, said third transistor having a gate connected to said input terminal for receiving the input signal; and a second resistive element connected between said second junction point and said second voltage supply line.
Claim 2
Dependent Claim
229 words
An output control circuit for an IC device for clamping an input terminal of an output circuit of said IC to prevent the output of an initial noise spike appearing at the starting time when a supply voltage is building up in the IC device, said output control circuit comprising: an input terminal for receiving an input signal; an output terminal for providing an output; first and second voltage supply lines for providing said supply voltage; a first resistive element having a first end connnected to said first voltage supply line and a second end connected to a first junction point; a first transistor, connected between said first junction point and said second voltage supply line, said transistor having a gate for receiving a reset signal, said first transistor further being turned off in response to said reset signal; second and third transistors connected in series between said first voltage supply line and a second junction point operatively connected to said output terminal, said second transistor having a gate connected to said first junction point such that said second transistor is turned off when the reset signal is applied to the gate of said first transistor, said third transistor having a gate connected to said input terminal for receiving the input signal; and a second resistive element connected between said second junction point and said second voltage supply line.
Claim 3
Dependent Claim
97 words
An output control circuit for an IC device according to claim 1, wherein: said first transistor is a first n-channel FET having a source connected to said second voltage supply line, a drain connected to said first junction point; said second transistor is a first p-channel FET having a source connected to the first voltage supply line, a gate connected to said first junction point, and a drain; said third transistor is a second p-channel FET having a source connected to the drain of said first p-channel FET, and a drain connected to said second junction point.
Claim 4
Dependent Claim
105 words
An output control circuit for an IC device according to claim 1, wherein: said second voltage supply line supplies a higher voltage than said first voltage supply line; said first transistor is a first p-channel FET having a source connected to said second voltage supply line, and a drain connected to said first junction point; said second transistor is a first n-channel FET having a source connected to said first voltage supply line, and a drain; said third transistor is a second n-channel FET having the source connected to the drain of said first n-channel FET, and a drain connected to said second junction point.
Claim 5
Dependent Claim
36 words
An output control circuit for an IC device according to claim 1, wherein: a resistance of said first and second resistive elements is in a range from few hundreds ohms to few hundreds of kilo ohms.
Claim 6
Dependent Claim
42 words
An output control circuit for an IC device according to claim 4, wherein: at least one of said first and second resistive element is a resistor having a resistance in a range from few hundreds ohms to few hundreds of kilo ohms.
Claim 7
Dependent Claim
47 words
An output control circuit for an IC device according to claim 4, wherein: at least one of said first and second resistive elements is normally on type FET having an effective inner resistance is in a range from few hundreds ohms to few hundreds of kilo ohms.
Claim 8
Dependent Claim
43 words
An output control circuit for an IC device according to claim 2, wherein: the reset signal is at a low level while the supply voltage is rising, and it changes to a high level when the supply voltage reaches a predetermined voltage level.
Claim 9
Dependent Claim
40 words
An output control circuit for an IC device according to claim 3, wherein: the reset signal is at a high level while the supply voltage is rising, and changes to low level when the supply voltage reaches a specified voltage.
Claim 10
Dependent Claim
52 words
An output control circuit for an IC device according to any one of claims 1, 2 or 3 wherein: the first voltage supply line is the positive side of the voltage source of the IC; and the second voltage supply line is the negative side of the voltage source of the IC.
References Cited (Backward Citations)
US3774053A
Cited
US3975649A
Cited
US4019070A
Cited
US4044270A
Cited
US4345172A
Cited
JPS5776925A
Cited
JPS59224921A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-10-05 | 1991-04-06 | 1991-10-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-10-05 | 1995-04-06 | 1995-10-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-10-05 | 1999-04-06 | 1999-10-06 | $7700.00 | Window Closed / Lapsed |