Patent US5498679A successfully refreshed from Google Patents.
US4849367A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a DMOS
Assignee: Thomson Semiconducteurs SA
•
Filing: 1987-10-23
•
Granted: 1989-07-18
•
Expires: 2007-10-23
Abstract
Abstract A method of manufacturing a DMOS is disclosed. On a polysilicon gate layer, a multiple dielectric mask including studs (71) defines a window (70) for body implantation (80) into a substrate. Unmasked regions of polysilicon and substrate are oxidized to form oxide regions (84,85,88). Subsequent to the removal of the protective studs and a portion of the oxide, remaining oxide regions (90,91,92) act as a mask for source implantation (99,100).
Inventors
- 👤 Gwenael Rouault
- 👤 Herve Guerner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 08:07
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10P; H10P76/00; H10P76/40; Y; Y10; Y10S; Y10S148/00; Y10S148/106
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
218 words
A method of manufacturing the source region of a vertical DMOS component, comprising the steps of: (a) successively depositing a first oxide layer, a nitride layer and a second oxide layer of predetermined thickness, on a substrate covered with a gate oxide layer and an intermediate polysilicon layer; (b) etching away according to a mask pattern, said first oxide layer, said nitride layer, and said second layer so as to let in place two protective studs the interval between said studs corresponding to a first zone to be doped according to a first conductivity type and the position of said studs corresponding to two windows over second zones to be doped successively of the first and second conductivity types; (c) removing said polysilicon layer inside said studs; (d) etching any portion of the oxide layer in said window; (e) doping of a first high concentration type the first zone to be doped; (f) oxidizing the structure whereby the protective studs are much less oxidized than the rest; (g) partially removing the oxide layer formed during step d) and etching away the studs and the underlying portion of said polysilicon layer, thus defined by said windows; and (h) doping successively of a first and a second type silicon zones accessible through said windows, freed by disappearance of the studs.
Claim 2
Independent Claim
218 words
A method of manufacturing the source region of a vertical DMOS component, comprising the steps of: (a) successively depositing a first oxide layer, a nitride layer and a second oxide layer of predetermined thickness, on a substrate covered with a gate oxide layer and an intermediate polysilicon layer; (b) etching away according to a mask pattern, said first oxide layer, said nitride layer, and said second layer so as to let in place two protective studs the interval between said studs corresponding to a first zone to be doped according to a first conductivity type and the position of said studs corresponding to two windows over second zones to be doped successively of the first and second conductivity types; (c) removing said polysilicon layer inside said studs; (d) etching any portion of the oxide layer in said window; (e) doping of a first high concentration type the first zone to be doped; (f) oxidizing the structure whereby the protective studs are much less oxidized than the rest; (g) partially removing the oxide layer formed during step d) and etching away the studs and the underlying portion of said polysilicon layer, thus defined by said windows; and (h) doping successively of a first and a second type silicon zones accessible through said windows, freed by disappearance of the studs.
Claim 3
Dependent Claim
26 words
The method as claimed in claim 1, including the opening of a window by masking wider than the access to the first zone to be doped.
References Cited (Backward Citations)
FR2475293A1
Cited
US4271583A
Cited
US4516143A
Cited
EP0097866A2
Cited
US4443931A
Cited
US4417385A
Cited
US4466176A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-17 | 1993-01-16 | 1993-07-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-17 | 1997-01-16 | 1997-07-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-17 | 2001-01-16 | 2001-07-18 | $7700.00 | Window Closed / Lapsed |