US4845677A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pipelined memory chip structure having improved cycle time
Assignee: International Business Machines Corp
•
Filing: 1987-08-17
•
Granted: 1989-07-04
•
Expires: 2007-08-17
Abstract
Abstract A semiconductor random access memory chip wherein the cycle time is less than the access time for any combination of read or write sequence. The semiconductor random access memory chip is partitioned into relatively small sub-arrays with local decoding and precharging. The memory chip operates in a pipelined manner with more than one access propagating through the chip at any given time and wherein the cycle time is limited by sub-array cycles wherein the cycle time is less than the access time for a memory chip having cycle times greater than access times for accesses through the same sub-array. The memory chip also incorporates dynamic storage techniques for achieving very fast access and precharge times.
Inventors
- 👤 Barbara A. Chappell
- 👤 Terry I. Chappell
- 👤 Stanley E. Schuster
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 20:05
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/12; G11C7/00; G11C7/10; G11C7/1015; G11C7/1039; G11C7/12
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
152 words
A piplined semiconductor 2 n Kbit memory chip, n being an integer not less than 2, said chip being segmented into a plurality of 2 n-y memory sub-arrays of 2 y Kbits arranged in columns and rows on said chip, each one of said 2 n-y memory sub-arrays includes a separate associated word line driver circuit means, sense amplifier circuit means and independent precharge circuit means connected thereto, each of said independent precharge circuit means of each of said segmented memory sub-arrays providing local self-timed reset and precharge function for each segmented memory array independent of said other of said plurality of 2 n-y memory arrays, wherein said memory chip exhibits an access time t for providing data from said memory chip and wherein said local reset and precharge circuits of each of said segmented memory sub-arrays provides a cycle time for each sub-array which is less than chip access time t.
Claim 2
Dependent Claim
152 words
A piplined semiconductor 2 n Kbit memory chip, n being an integer not less than 2, said chip being segmented into a plurality of 2 n-y memory sub-arrays of 2 y Kbits arranged in columns and rows on said chip, each one of said 2 n-y memory sub-arrays includes a separate associated word line driver circuit means, sense amplifier circuit means and independent precharge circuit means connected thereto, each of said independent precharge circuit means of each of said segmented memory sub-arrays providing local self-timed reset and precharge function for each segmented memory array independent of said other of said plurality of 2 n-y memory arrays, wherein said memory chip exhibits an access time t for providing data from said memory chip and wherein said local reset and precharge circuits of each of said segmented memory sub-arrays provides a cycle time for each sub-array which is less than chip access time t.
Claim 3
Dependent Claim
45 words
A pipelined semiconductor 2 n Kbit memory chip according to claim 1 wherein said segmented memory sub-arrays including independent local decoding and precharging means operate in a pipelined manner with greater than one access propagating through said 2 n Kbit memory chip at one time.
Claim 4
Dependent Claim
52 words
A pipelined semiconductor 2 n Kbit memory chip according to claim 2 further including row and column address circuits disposed on said chip connected to said word line and bitswitch decoder/driver circuit means and responsive to input address access signals for selecting ones of said 2 n-y segmented memory sub-arrays for access.
Claim 5
Dependent Claim
32 words
A pipelined semiconductor 2 n Kbit memory chip according to claim 1 further including compare circuits for comparing at least two signals for determining said sub-arrays being accessed by separate access signals.
Claim 6
Dependent Claim
88 words
A pipelined semiconductor 2 n Kbit memory chip according to claim 1 wherein said memory chip exhibits an access time t, further including global blocks on said chip external to said sub-arrays each containing clock circuit means, address buffer means, row decoder means, data output buffer means and word driver means associated with said plurality of sub-arrays, each of said global blocks including separate reset and precharge circuit means for providing a cycle time for each of said global blocks which is less than chip access time t.
References Cited (Backward Citations)
US4477739A
Cited
US4222112A
Cited
US4509148B1
Cited
US4509148A
Cited
US4447895A
Cited
US4384347A
Cited
US4447893A
Cited
US4482984A
Cited
US4390946A
Cited
US4410964A
Cited
US4511997A
Cited
US4569036A
Cited
US4542486A
Cited
US4562555A
Cited
US4513372A
Cited
US4520465A
Cited
US4554646A
Cited
US4731761A
Cited
US4740923A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-03 | 1993-01-02 | 1993-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-03 | 1997-01-02 | 1997-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-03 | 2001-01-02 | 2001-07-04 | $7700.00 | Window Closed / Lapsed |