← Back to Patent Explorer
US4829016A Expired / Lapsed US ⏱️ 0.0 years remaining

Bipolar transistor by selective and lateral epitaxial overgrowth

Assignee: Purdue Research Foundation
•
Filing: 1987-10-19
•
Granted: 1989-05-09
•
Expires: 2007-10-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Silicon epitaxial lateral overgrowth (ELO) techniques are employed to fabricate bipolar transistors. ELO bipolar devices have may advantages in reducing parasitic values. Because the heavily doped buried layer (or sub-collector) is eliminated in ELO structures, C cs is greatly reduced. The concentric collector contact and its closeness to the active collector region reduce r c in the device. The parasitic collector-to-base capacitance, C cb , is also reduced due to oxide-isolation. The ELO device is fabricated using standard silicon-processing equipment. ELO can be accomplished on <100> or <111> silicon substrates.

Inventors

  • 👤 Gerold W. Neudeck

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 19:21
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/051; H10D10/054; H10D10/40; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1912; H10W; H10W10/00; H10W10/10; H10W10/181; Y; Y10; Y10S; Y10S148/00; Y10S148/026; Y10S977/00; Y10S977/70; Y10S977/701; Y10S977/72; Y10S977/721; Y10S977/902; Y10S977/932; Y10S977/936

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 121 words
A method for constructing a bipolar transistor comprising the steps of providing a semiconductor substrate, forming a first protective layer on a surface of the substrate, forming a first opening defined by a boundary in the first protective layer to expose the substrate surface, depositing semiconductor material onto the substrate surface exposed through the first opening to fill the first opening and form a deposit outward from the boundary of the first opening across the surface of the first protective layer surrounding the boundary to form a first semiconductor layer of the transistor, then forming on the first semiconductor layer a transistor second semiconductor layer, a first semiconductor junction being formed at the interface between the first and second semiconductor layers.
Claim 2
Independent Claim 121 words
A method for constructing a bipolar transistor comprising the steps of providing a semiconductor substrate, forming a first protective layer on a surface of the substrate, forming a first opening defined by a boundary in the first protective layer to expose the substrate surface, depositing semiconductor material onto the substrate surface exposed through the first opening to fill the first opening and form a deposit outward from the boundary of the first opening across the surface of the first protective layer surrounding the boundary to form a first semiconductor layer of the transistor, then forming on the first semiconductor layer a transistor second semiconductor layer, a first semiconductor junction being formed at the interface between the first and second semiconductor layers.
Claim 3
Dependent Claim 13 words
The method of claim 1 wherein the semiconductor substraste is a silicon substrate.
Claim 4
Dependent Claim 17 words
The method of claim 2 wherein the silicon substrate is a silicon substrate with P type impurities.
Claim 5
Dependent Claim 30 words
The method of claim 2 wherein the step of forming a first protective layer on a surface of the substraste comprises the step of oxidizing the surface of the substrate.
Claim 6
Dependent Claim 17 words
The method of claim 4 wherein the silicon substrate is a silicon substrate with P type impurities.
Claim 7
Dependent Claim 25 words
The method of claim 3 wherein the step of forming the first semiconductor layer comprises depositing silicon with N type impurities onto the substrate surface.
Claim 8
Dependent Claim 62 words
The method of claim 1 wherein the step of forming the second semiconductor layer comprises the steps of forming a second protective layer on a surface of the first semiconductor layer, forming a second opening defined by a boundary in the second protective layer, and depositing semiconductor material onto the surface of the first semiconductor layer to form the second semiconductor layer.
Claim 9
Dependent Claim 23 words
The method of claim 7 and further comprising the step forming a third protective layer on the surface of the second semiconductor layer.
Claim 10
Dependent Claim 77 words
The method of claim 8 and further comprising the step of forming a third opening defined by a boundary in the second protective layer to expose material of the first semiconductor layer, introducing through the third opening impurities to increase the impurity concentration of a region of the first semiconductor layer, and depositing a material onto the region of the first semiconductor layer thruugh the third opening to form an ohmic contact to the first semiconductor layer.
Claim 11
Dependent Claim 70 words
The method of claim 9 and further comprising the step of forming a fourth opening in the third protective layer to expose material of the second semiconductor layer, introducing through the fourth opening impurities to increase the impurity concentration of a region of the second semiconductor layer, and depositing a material onto the second semiconductor layer through the fourth opening to form an ohmic contact to the second semiconductor layer.
Claim 12
Dependent Claim 64 words
The method of claim 10 and further comprising the steps of forming a fifth opening in the third protective layer to expose a region of the second semiconductor layer, depositing additional material through the fifth opening to form a third semiconductor layers, and depositing material through the fifth opening onto the third semiconductor layer to form an ohmic contact to the third semiconductor layer.

References Cited (Backward Citations)

US3558375A Cited
US3853644A Cited
US4504332A Cited
US4637127A Cited
GB2113465A Cited
US4530149A Cited
US4686758A Cited
US4619033A Cited
US4685199A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-08 1992-11-07 1993-05-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-08 1996-11-07 1997-05-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-08 2000-11-07 2001-05-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag