Patent US4808970A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4808970A Expired / Lapsed US ⏱️ 0.0 years remaining

Decoding device for CMI code

Assignee: S A T (societe Anonyme De Telecommunications)
•
Filing: 1986-06-04
•
Granted: 1989-02-28
•
Expires: 2006-06-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a device for CMI code decoding, a detector of certain transitions between pairs of the coded signal delivers a signal for synchronizing a clock recovery circuit. A decoding circuit receives the coded signal and the clock signal and delivers the decoded signal.

Inventors

  • 👤 Jean-Pierre Arnaune

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 11:54
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0054; H04L7/0066; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4906

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 413 words
A decoding device for receiving a coded succession of bits and outputting a decoded succession of bits, said coded succession being obtained by coding a succession of bits to be coded by converting each bit to be coded into a coded pair comprising two successive bits, a bit to be coded having one of two values which are associates, one of said two values having a single bit pair of different coded bits and the other of said two values having alternate bit pairs of identical coded bits, said decoding device comprising: a transition detection means for (i) receiving said coded succession of bits, (ii) detecting therein transitions between prohibited bit pairs having successive different bits opposite in order to the bit order in said single pair of different coded bits, and (iii) generating an output signal responsive to detection of said transition between said prohibited bit pairs, an oscillator for generating a periodic output signal, a time shift comparator, receiving said output signal from said transition detection means and said output signal from said oscillator, for determining a time shift between (i) each occurrence of one of said transitions between said prohibited bit pairs and (ii) a next rising edge of said output signal of said oscillator and for synchronizing said oscillator at a frequency dependent upon said time shift, a frequency divider, receiving said output signal of said transition detection means and said output signal of said oscillator, for providing a low level clock signal after each detected transition between said prohibited bit pairs, and a decoder means receiving said coded succession of bits and said clock signal from said frequency divider, for decoding pairs of bits which have their first bit occurring during a rising edge of said clock signal, wherein said time shift comparator comprises: (a) a first signal generation means connected to said transition detection means and said oscillator, for generating a first signal having a first level during said time shift and having a second level at all other times, (b) a second signal generation means, connected to said first signal generation means and to said oscillator, for generating a second signal having said second level during a predetermined time period after passage of said first signal from said first level to said second level and having said first level at all other times, (c) an analog adder for adding said first signal and said second signal, and (d) a low pass filter connected to said adder.
Claim 2
Dependent Claim 413 words
A decoding device for receiving a coded succession of bits and outputting a decoded succession of bits, said coded succession being obtained by coding a succession of bits to be coded by converting each bit to be coded into a coded pair comprising two successive bits, a bit to be coded having one of two values which are associates, one of said two values having a single bit pair of different coded bits and the other of said two values having alternate bit pairs of identical coded bits, said decoding device comprising: a transition detection means for (i) receiving said coded succession of bits, (ii) detecting therein transitions between prohibited bit pairs having successive different bits opposite in order to the bit order in said single pair of different coded bits, and (iii) generating an output signal responsive to detection of said transition between said prohibited bit pairs, an oscillator for generating a periodic output signal, a time shift comparator, receiving said output signal from said transition detection means and said output signal from said oscillator, for determining a time shift between (i) each occurrence of one of said transitions between said prohibited bit pairs and (ii) a next rising edge of said output signal of said oscillator and for synchronizing said oscillator at a frequency dependent upon said time shift, a frequency divider, receiving said output signal of said transition detection means and said output signal of said oscillator, for providing a low level clock signal after each detected transition between said prohibited bit pairs, and a decoder means receiving said coded succession of bits and said clock signal from said frequency divider, for decoding pairs of bits which have their first bit occurring during a rising edge of said clock signal, wherein said time shift comparator comprises: (a) a first signal generation means connected to said transition detection means and said oscillator, for generating a first signal having a first level during said time shift and having a second level at all other times, (b) a second signal generation means, connected to said first signal generation means and to said oscillator, for generating a second signal having said second level during a predetermined time period after passage of said first signal from said first level to said second level and having said first level at all other times, (c) an analog adder for adding said first signal and said second signal, and (d) a low pass filter connected to said adder.
Claim 3
Dependent Claim 17 words
The decoding device as in claim 1, wherein said frequency divider is a divide by two divider.
Claim 4
Dependent Claim 20 words
The decoding device as in claim 1, wherein said decoding means comprises detection means for detecting said single bit pair.
Claim 5
Dependent Claim 70 words
The decoding device as in claim 3, wherein said detection means for detecting said single bit pair comprises (i) first means for detecting each first bit of a coded pair of successive bits of said coded succession, (ii) second means for detecting each second bit of a coded pair of successive bits of said coded succession and (iii) a logic gate connected to said first means and said second means.

References Cited (Backward Citations)

US3627907A Cited
US3914760A Cited
US3953673A Cited
US3949394A Cited
US3992581A Cited
US4325053A Cited
US4321483A Cited
FR2495408A1 Cited
US4556868A Cited
US4562422A Cited
DE3310713A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-02-28 1992-08-29 1993-02-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-02-28 1996-08-29 1997-02-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-02-28 2000-08-29 2001-02-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag