Patent US4783649A successfully refreshed from Google Patents.
US4783649A
Expired / Lapsed
US
⏱️ 0.0 years remaining
VLSI graphics display image buffer using logic enhanced pixel memory cells
Assignee: University of North Carolina at Chapel Hill
•
Filing: 1982-08-13
•
Granted: 1988-11-08
•
Expires: 2002-08-13
Abstract
Abstract A VLSI graphics display image buffer which enables the graphics display system of Fuchs U.S. Pat. No. 4,590,465 to be economically realized. According to the present invention, the X and Y multiplier trees disclosed in Fuchs U.S. Pat. No. 4,590,465 can be combined into a single tree and connected to an IC memory grid of conventional design. Special memory chips of this design are then much like conventional RAM chips with only a small amount of additional logic circuitry. However, the standard grid of memory cells on such a chip is organized so that each row of memory cells corresponds to the different bits of the single pixel, whereas each column is the corresponding bit in every pixel. Each output of the X-Y multiplier tree is then available to the circuitry associated with a particular pixel and its row of memory cells. These VLSI chips can be organized so that the system can be implemented by a set of identical chips that need no special interconnection. All control and data input signals may be broadcasted to the chips by simulating on each chip the top parts of the X-Y multiplier tree. In other words, the simulated tree levels are loaded with the high order bits of the X and Y addresses of the screen area represented by the pixels of the particular chip.
Inventors
- 👤 Henry Fuchs
- 👤 John W. Poulton
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 14:26
CPC Classifications
G; G06; G06T; G06T17/00; G09; G09G; G09G5/00; G09G5/42
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
344 words
An image buffer for a graphics display apparatus which displays an image formed from an inputted image description representing a plurality of component surfaces of said image as intensity values of respective pixels, comprising: a serial multiplier tree circuit for evaluating an expression of the form AX+BY+C, where A, B and C are first, second and third coefficient values, respectively, X is a coordinate of a corresponding pixel in a matrix of the pixels of said graphics display apparatus, and Y is another coordinate, perpendicular to X, of the corresponding pixel in the matrix of the pixels of said graphics display apparatus, said expression including representations of respective aspects of each component surface of the inputted image description including representations of at least one of the projection of an inputted component surface, the depth of said inputted component surface with respect to other component surfaces of said image, and the color of said inputted component surface, said tree circuit including: (a) at least one leading multiplier comprising a plurality of respective adders which receive at first and second inputs thereof coefficients B and C, respectively, said leading multiplier producing respective first serial output signals at a plurality of outputs thereof representing an expression BY+C, and (b) a plurality of subsequent multipliers respectively connected to respective outputs of said leading multiplier, each subsequent multiplier including a plurality of respective adders which receive a respective first serial output signal from said leading multiplier at a first input and coefficient A at a second input thereof for producing respective second serial output signals as said expression AX+BY+C at a plurality of outputs thereof; and a plurality of memory cells responsive to said respective second serial output signals for determining in parallel, at each cell, the value of said expression AX+BY+C at the positions of the memory cells corresponding to each said pixel, and for selectively storing intensity values of said respective aspects of each component surface of the inputted image description in each cell corresponding to a pixel within the component surface of said inputted image description.
Claim 2
Dependent Claim
344 words
An image buffer for a graphics display apparatus which displays an image formed from an inputted image description representing a plurality of component surfaces of said image as intensity values of respective pixels, comprising: a serial multiplier tree circuit for evaluating an expression of the form AX+BY+C, where A, B and C are first, second and third coefficient values, respectively, X is a coordinate of a corresponding pixel in a matrix of the pixels of said graphics display apparatus, and Y is another coordinate, perpendicular to X, of the corresponding pixel in the matrix of the pixels of said graphics display apparatus, said expression including representations of respective aspects of each component surface of the inputted image description including representations of at least one of the projection of an inputted component surface, the depth of said inputted component surface with respect to other component surfaces of said image, and the color of said inputted component surface, said tree circuit including: (a) at least one leading multiplier comprising a plurality of respective adders which receive at first and second inputs thereof coefficients B and C, respectively, said leading multiplier producing respective first serial output signals at a plurality of outputs thereof representing an expression BY+C, and (b) a plurality of subsequent multipliers respectively connected to respective outputs of said leading multiplier, each subsequent multiplier including a plurality of respective adders which receive a respective first serial output signal from said leading multiplier at a first input and coefficient A at a second input thereof for producing respective second serial output signals as said expression AX+BY+C at a plurality of outputs thereof; and a plurality of memory cells responsive to said respective second serial output signals for determining in parallel, at each cell, the value of said expression AX+BY+C at the positions of the memory cells corresponding to each said pixel, and for selectively storing intensity values of said respective aspects of each component surface of the inputted image description in each cell corresponding to a pixel within the component surface of said inputted image description.
Claim 3
Dependent Claim
76 words
An image buffer as in claim 1, wherein said tree circuit and said plurality of memory cells are formed on a plurality of identical semiconductor chips, each chip including a predetermined number of storage devices and one-bit adders, alternately connected in series, and means for selectively applying coefficients A and B to one input of each of said one-bit adders and for applying coefficient C to another input of the first one-bit adder of said series.
Claim 4
Dependent Claim
139 words
An image buffer as in claim 2, wherein said leading multiplier and said subsequent multipliers each comprise a series of levels of simultaneously clocked storage devices and one-bit adders with carry, an output of each storage device in each level being applied as a first input to a storage device and an adder nominally in the next successive level, an adder in the next successive level of said leading multiplier also receiving as a second input coefficient B and further providing an output which is applied to a storage device nominally in the next successive level of said leading multiplier, whereas an adder in the next successive level of each of said subsequent multipliers receives as a second input coefficient A and further provides an output which is applied to a storage device nominally in the next successive level.
Claim 5
Dependent Claim
102 words
An image buffer as in claim 3, further comprising means for simulating preceding levels of said leading and subsequent multipliers, said simulating means comprising a plurality of storage device and adder pairs disposed in an alternating series, the number of said storage device and adder pairs being equal to the difference between the number of levels in a multiplier tree sufficient to designate all of the columns of pixels of said graphics display apparatus and the number of levels formed by the storage devices and one-bit address sufficient for the number of pixel columns formed on each of said identical semiconductor chips.
Claim 6
Dependent Claim
95 words
An image buffer as in claim 4, wherein said simulating means further comprises a register which latches signals indicative of the most significant bits of a binary representation of a coordinate value of a pixel of said graphics display apparatus, and gating means reponsive to the contents of said register for selectively gating coefficient A to respective inputs of respective adders of said storage device and adder pairs, an output of the final adder in said series of storage device and adder pairs being inputted into a subsequent multiplier whose preceding levels are being simulated.
Claim 7
Dependent Claim
50 words
An image buffer as in claim 5, wherein each of said storage devices is a flip-flop and said gating means is comprised of a plurality of AND gates which receive respective bits of the contents of said register at a first input and coefficient A at a second input thereof.
Claim 8
Dependent Claim
60 words
An image buffer as in claim 1, wherein the respective second serial output signals outputted by said subsequent multipliers correspond to a row of memory cells which similarly correspond to a row of pixels of said graphics display apparatus, said memory cells selectively storing said intensity values for each pixel of said row of pixels of said graphics display apparatus.
References Cited (Backward Citations)
US3473160A
Cited
US3441789A
Cited
US3603964A
Cited
US3523289A
Cited
US3454822A
Cited
US3602702A
Cited
US3585628A
Cited
US3639736A
Cited
US3700792A
Cited
US3684876A
Cited
US3665408A
Cited
US3723803A
Cited
US3772658A
Cited
US4060713A
Cited
US3778810A
Cited
US3775005A
Cited
US3815095A
Cited
US3816726A
Cited
US3889107A
Cited
US3942163A
Cited
US3988728A
Cited
US4127849A
Cited
US4231095A
Cited
US4184206A
Cited
US4225929A
Cited
US4208719A
Cited
US4208810A
Cited
US4222076A
Cited
US4224600A
Cited
US4261018A
Cited
US4590465A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-11-08 | 1992-05-09 | 1992-11-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-11-08 | 1996-05-09 | 1996-11-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-11-08 | 2000-05-09 | 2000-11-08 | $7700.00 | Window Closed / Lapsed |