Patent US4782288A successfully refreshed from Google Patents.
US4782288A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for evaluating processing parameters in the manufacture of semiconductor devices
Assignee: STMicroelectronics SRL
•
Filing: 1986-12-24
•
Granted: 1988-11-01
•
Expires: 2006-12-24
Abstract
Abstract This method, allowing pointing out of the effects of one manufacture parameter independently from other parameters and phenomena and yielding very high precision in measurement, comprises a first step in which a symmetrical resistive bridge is formed, comprising a pair of test resistive arms having topological characteristics related to the process or phenomenon to be evaluated and a pair of reference resistive arms. Each pair of arms is formed by two reciprocally counterposed resistors with identical topography and value. The method furthermore comprises a second step in which a current, having a known value, is applied to the bridge, the voltages present in suitable points of the bridge are measured, and the difference in conductance between the pair of test resistive arms and the reference arms is calculated according to the known or calculated current and voltage values.
Inventors
- 👤 Giuseppe Vento
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 11:20
CPC Classifications
G; G01; G01R; G01R17/00; G01R17/02
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
161 words
A method for evaluating processing parameters in the manufacture of semiconductor devices, comprising a first step including fabricating an integrated symmetrical resistive bridge having first and second resistive parallel branches, each resistive branch having a reference resistive arm, a test resistive arm and an intermediate tap, said reference resistive arms of said first and second resistive branches being mutually equal and diagonally opposed said test resistive arms having a conductance comprising a nominal conductance and an error conductance due to a processing parameter to be evaluated, and said reference resistive arms having a reference conductance equal to said nominal conductance, and said test resistive arms of said first and second resistive branches being mutually equal and diagonally opposed, and a second step including applying to said bridge a known value current, measuring voltages present at said bridge and obtaining the conductance difference between said test and said reference resistive arms according to said known value current and said measured voltage values.
Claim 2
Independent Claim
161 words
A method for evaluating processing parameters in the manufacture of semiconductor devices, comprising a first step including fabricating an integrated symmetrical resistive bridge having first and second resistive parallel branches, each resistive branch having a reference resistive arm, a test resistive arm and an intermediate tap, said reference resistive arms of said first and second resistive branches being mutually equal and diagonally opposed said test resistive arms having a conductance comprising a nominal conductance and an error conductance due to a processing parameter to be evaluated, and said reference resistive arms having a reference conductance equal to said nominal conductance, and said test resistive arms of said first and second resistive branches being mutually equal and diagonally opposed, and a second step including applying to said bridge a known value current, measuring voltages present at said bridge and obtaining the conductance difference between said test and said reference resistive arms according to said known value current and said measured voltage values.
Claim 3
Independent Claim
179 words
A method for evaluating processing parameters in the manufacture of semiconductor devices, comprising a first step including fabricating an integrated symmetrical resistive bridge having first and second resistive parallel branches, each resistive branch having a reference resistive arm, a test resistive arm and an intermediate tap, said reference resistive arms of said first and second resistive branches being mutually equal and diagonally opposed and said test resistive arms of said first and second resistive branches being mutually equal and diagonally opposed, and a second step including applying to said bridge a known value current, measuring voltages present at said bridge and obtaining the conductance difference between said test and said reference resistive arms according to the equation ##EQU6## in which I is said known value current, R 1 is the resistance of each test resistive arm, R 2 is the resistance of each reference resistive arm, V a is the voltage drop on each reference resistive arm, V b is the voltage drop on each test resistive arm, and V ab is the voltage drop between said intermediate taps.
Claim 4
Independent Claim
179 words
A method for evaluating processing parameters in the manufacture of semiconductor devices, comprising a first step including fabricating an integrated symmetrical resistive bridge having first and second resistive parallel branches, each resistive branch having a reference resistive arm, a test resistive arm and an intermediate tap, said reference resistive arms of said first and second resistive branches being mutually equal and diagonally opposed and said test resistive arms of said first and second resistive branches being mutually equal and diagonally opposed, and a second step including applying to said bridge a known value current, measuring voltages present at said bridge and obtaining the conductance difference between said test and said reference resistive arms according to the equation ##EQU6## in which I is said known value current, R 1 is the resistance of each test resistive arm, R 2 is the resistance of each reference resistive arm, V a is the voltage drop on each reference resistive arm, V b is the voltage drop on each test resistive arm, and V ab is the voltage drop between said intermediate taps.
Claim 5
Dependent Claim
17 words
A method according to claim 2, wherein all said resistive arms of said bridge have equal width.
Claim 6
Dependent Claim
67 words
A method according to claim 2, wherein, for measuring the width of lines creates with lithographic techniques on surfaces having peculiar topographies, said first step comprises fabricating topographies including recesses and relieves on portions of a substrate by means of first masking means and thereafter fabricating said integrated symmetrical resistive bridge by means of second masking means, with said test resistive arms extending on said substrate portions.
Claim 7
Dependent Claim
46 words
A method according to claim 2, wherein, for measuring variations in width of lines created with lithographic techniques due to neighborhood, diffraction and proximity effects, said first step comprises fabricating a plurality of lines and resistive patterns adjacent to and simultaneously with said test resistive arms.
Claim 8
Dependent Claim
69 words
A method according to claim 2, wherein, for measuring linearity of the width of lines created with lithographic methods, said first step comprises fabricating line-shaped resistive arms having a length and a width, with said length and width of said test resistive arms being different from said length and width of said reference resistive arms, said test resistive arms having a width/length ratio equal to said reference resistive arms.
Claim 9
Dependent Claim
14 words
A method according to claim 2, for measuring layer etching uniformity of semiconductor devices.
Claim 10
Dependent Claim
68 words
A method according to claim 2, wherein, for evaluating variations in line width due to resistor forming processes, said first step comprises fabricating line-shaped resistive arms having a length and a width, with said length and width of said test resistive arms being different from said length and width of said reference resistive arms, said test resistive arms having a width/length ratio equal to said reference resistive arms.
Claim 11
Dependent Claim
93 words
A method according to claim 2, wherein, for evaluating etching uniformity of a semiconductor layer different from a resistive bridge layer, on a semiconductor substrate an insulating layer is first grown by oxidation or deposition, then a semiconductor resistive layer is deposited, a layer to be evaluated and a resist layer are grown, a mask with a desired topography is lithographically created, a first etching to said layer to be evaluated and a second etching to said resistive layer are performed, said resist layer is removed, and then said second step is performed.
Claim 12
Dependent Claim
38 words
A method according to claim 2, for measuring thickness uniformity of a doped semiconductor layer depending on the doping process, including fabrication of a plurality of resistive bridges with test resistive arms having different dimensions and interpolation methods.
Claim 13
Dependent Claim
117 words
A method according to claim 2, wherein, for measuring registration accuracy of an alignment process, two, identical masks are exposed on a semiconductor layer, each mask comprising a figure including a first elongated portion having a width and a longitudinal symmetry axis and a second portion extending from said first portion and comprising two parallel sections arranged at a mutual distance which is smaller than said width and symmetrically to said longitudinal symmetry axis of said first portion, said masks being superimposed and aligned so as to superimpose said first portion of said first mask on said second portion of said second mask and are exposed for fabricating said resistive bridge and said second step is performed.
Claim 14
Dependent Claim
148 words
A method according to claim 2, wherein, for measuring registration accuracy of an alignment process, a mask is exposed on a semiconductor layer, said mask comprising alignment references and two equal figures, each said figure having a first elongated portion with a width and a longitudinal symmetry axis and a second portion extending from said first portion and comprising two parallel sections arranged at a mutual distance which is smaller than said width and symmetrically to said longitudinal symmetry axis of said first portion, said two figures being rotated around a middle cross axis extending between said first and second portions, said mask being exposed in sequence in a first position and in a second shifted position to obtain subsequent alignment of said alignment references of said figures of a same portion of said semiconductor layer, then said resistive bridge is formed and said second step is performed.
Claim 15
Dependent Claim
73 words
A method according to claim 11, wherein, for evaluating registration accuracy of a resist layer on a substrate, an insulating layer is formed, a resistive layer and subsequently a resist layer are grown on said insulating layer, alignment crosses are formed in said resist layer, said resist layer is masked by means of said mask figures, said resistive layer is etched, said resist layer is removed and said second step is carried out.
Claim 16
Dependent Claim
73 words
A method according to claim 12, wherein, for evaluating registration accuracy of a resist layer on a substrate, an insulating layer is formed, a resistive layer and subsequently a resist layer are grown on said insulating layer, alignment crosses are formed in said resist layer, said resist layer is masked by means of said mask figures, said resistive layer is etched, said resist layer is removed and said second step is carried out.
Claim 17
Dependent Claim
73 words
A method according to claim 11, wherein, for evaluating the registration accuracy on a semiconductor layer on a substrate an insulating layer, a resistive layer and a resist layer are grown, said resistor layer is removed in regions where alignment references are to be created, a test semiconductor layer to be evaluated is deposited, said test semiconductor layer is masked by means of said mask figures and said second step is carried out.
Claim 18
Dependent Claim
73 words
A method according to claim 12, wherein, for evaluating the registration accuracy on a semiconductor layer on a substrate an insulating layer, a resistive layer and a resist layer are grown, said resistor layer is removed in regions where alignment references are to be created, a test semiconductor layer to be evaluated is deposited, said test semiconductor layer is masked by means of said mask figures and said second step is carried out.
Claim 19
Dependent Claim
111 words
A resistive bridge for evaluating processing parameters in the manufacture of semiconductor devices, having a pair of test resistive arms and a pair of reference resistive arms formed in a single semiconductor layer, wherein said bridge is symmetrical, each pair of resistive arms being formed by two equal and diagonally opposite line-shaped resistors, said test resistive arms having a test conductance comprising a nominal conductance and an error conductance due to a processing parameter to be evaluated and said reference resistive arms having a reference conductance equal to said nominal conductance and said test resistive arms comprise resistors having a topography which is correlated to said processing parameter to be evaluated.
Claim 20
Dependent Claim
111 words
A resistive bridge for evaluating processing parameters in the manufacture of semiconductor devices, having a pair of test resistive arms and a pair of reference resistive arms formed in a single semiconductor layer, wherein said bridge is symmetrical, each pair of resistive arms being formed by two equal and diagonally opposite line-shaped resistors, said test resistive arms having a test conductance comprising a nominal conductance and an error conductance due to a processing parameter to be evaluated and said reference resistive arms having a reference conductance equal to said nominal conductance and said test resistive arms comprise resistors having a topography which is correlated to said processing parameter to be evaluated.
Claim 21
Dependent Claim
109 words
A resistive bridge for evaluating processing parameters in the manufacture of semiconductor devices, having a pair of test resistive arms and a pair of reference resistive arms formed in a single semiconductor layer, wherein said bridge is symmetrical, each pair of resistive arms being formed by two equal and diagonally opposite line-shaped resistors, and said test resistive arms comprise resistors having a topography which is correlated to a processing parameter to be evaluated, wherein said resistive arms have equal width, and said test resistive arms are formed on a substrate portion having topographies including recesses and relieves and said reference resistive arms are formed on a planar substrate portion.
Claim 22
Dependent Claim
109 words
A resistive bridge for evaluating processing parameters in the manufacture of semiconductor devices, having a pair of test resistive arms and a pair of reference resistive arms formed in a single semiconductor layer, wherein said bridge is symmetrical, each pair of resistive arms being formed by two equal and diagonally opposite line-shaped resistors, and said test resistive arms comprise resistors having a topography which is correlated to a processing parameter to be evaluated, wherein said resistive arms have equal width, and said test resistive arms are formed on a substrate portion having topographies including recesses and relieves and said reference resistive arms are formed on a planar substrate portion.
Claim 23
Dependent Claim
84 words
A resistive bridge for evaluating processing parameters in the manufacture of semiconductor devices, having a pair of test resistive arms and a pair of reference resistive arms formed in a single semiconductor layer, wherein said bridge is symmetrical, each pair of resistive arms being formed by two equal and diagonally opposite line-shaped resistors, and said test resistive arms comprise resistors having a topography which is correlated to a processing parameter to be evaluated, wherein said test resistive arms comprise a plurality of adjacent lines.
Claim 24
Dependent Claim
84 words
A resistive bridge for evaluating processing parameters in the manufacture of semiconductor devices, having a pair of test resistive arms and a pair of reference resistive arms formed in a single semiconductor layer, wherein said bridge is symmetrical, each pair of resistive arms being formed by two equal and diagonally opposite line-shaped resistors, and said test resistive arms comprise resistors having a topography which is correlated to a processing parameter to be evaluated, wherein said test resistive arms comprise a plurality of adjacent lines.
Claim 25
Dependent Claim
96 words
A resistive bridge for evaluating processing parameters in the manufacture of semiconductor devices, having a pair of test resistive arms and a pair of reference resistive arms formed in a single semiconductor layer, wherein said bridge is symmetrical, each pair of resistive arms being formed by two equal and diagonally opposite line-shaped resistors, and said test resistive arms comprise resistors having a topography which is correlated to a processing parameter to be evaluated, wherein said test resistive arms have lengths and widths different from said reference resistive arms, said resistive arms having an equal width/length ratio.
Claim 26
Dependent Claim
96 words
A resistive bridge for evaluating processing parameters in the manufacture of semiconductor devices, having a pair of test resistive arms and a pair of reference resistive arms formed in a single semiconductor layer, wherein said bridge is symmetrical, each pair of resistive arms being formed by two equal and diagonally opposite line-shaped resistors, and said test resistive arms comprise resistors having a topography which is correlated to a processing parameter to be evaluated, wherein said test resistive arms have lengths and widths different from said reference resistive arms, said resistive arms having an equal width/length ratio.
Claim 27
Dependent Claim
69 words
A lithographic mask for forming a test bridge in a semiconductor layer, comprising at least one figure including alignment references and a first elongated portion having a width and a longitudinal symmetry axis and a second portion extending from said first portion and comprising two parallel sections arranged at a mutual distance which is smaller than said width and symmetrically to said longitudinal symmetry axis of said first portion.
Claim 28
Dependent Claim
69 words
A lithographic mask for forming a test bridge in a semiconductor layer, comprising at least one figure including alignment references and a first elongated portion having a width and a longitudinal symmetry axis and a second portion extending from said first portion and comprising two parallel sections arranged at a mutual distance which is smaller than said width and symmetrically to said longitudinal symmetry axis of said first portion.
Claim 29
Dependent Claim
41 words
A lithographic mask according to claim 21, comprising a further masking figure arranged adjacent to said at least one masking figure, said masking figures being identical and arranged rotated about a middle cross axis extending between said first and second portions.
References Cited (Backward Citations)
US4347479A
Cited
JPS5789220A
Cited
US4399205A
Cited
US4538105A
Cited
US4516071A
Cited
US4642672A
Cited
US4475811A
Cited
US4640888A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-11-01 | 1992-05-02 | 1992-11-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-11-01 | 1996-05-02 | 1996-11-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-11-01 | 2000-05-02 | 2000-11-01 | $7700.00 | Window Closed / Lapsed |