Patent US4777517A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4777517A Expired / Lapsed US ⏱️ 0.0 years remaining

Compound semiconductor integrated circuit device

Assignee: Fujitsu Ltd
•
Filing: 1985-11-26
•
Granted: 1988-10-11
•
Expires: 2005-11-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An IC device comprising a plurality of FET's using a compound semiconductor, more specifically, a zincblende type semiconductor substrate, having a surface of a (111) plane. By use of this plane, differences of characteristics of the FET's depending on directions along which gates of the FET's are arranged when the gate length is made shorter are prevented, allowing arrangement of gates of the FET's in different directions, particularly perpendicular to each other, with making the gate length shorter to miniaturize and densify the device.

Inventors

  • 👤 Tsukasa Onodera
  • 👤 Haruo Kawata
  • 👤 Toshiro Futatsugi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 20:47
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/80; H10D62/86; H10D62/8603; H10D48/00; H10D48/50; H10D62/40; H10D62/405; H10D62/85; H10D62/852; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0158; H10D84/0165; H10D84/0193

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 90 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) A plane; and a plurality of field effect transistors, each including-- source and drain regions in said substrate, an n-type channel region in said substrate between said source and drain regions, a gate electrode over the channel region, and an insulating layer over the substrate; said gate electrode and said insulating layer positioned to induce tensile stress in said substrate, including said channel region, so that the concentration of n-type majority carriers is reduced.
Claim 2
Dependent Claim 90 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) A plane; and a plurality of field effect transistors, each including-- source and drain regions in said substrate, an n-type channel region in said substrate between said source and drain regions, a gate electrode over the channel region, and an insulating layer over the substrate; said gate electrode and said insulating layer positioned to induce tensile stress in said substrate, including said channel region, so that the concentration of n-type majority carriers is reduced.
Claim 3
Dependent Claim 90 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) A plane; and a plurality of field effect transistors, each including-- source and drain regions in said substate, an p-type channel region in said substrate between said source and drain regions, a gate electrode over the channel region, and an insulating layer over the substrate; said gate electrode and said insulating layer positioned to induce compressive stress in said substrate, including said channel region, so that the concentation of p-type majority carriers is reduced.
Claim 4
Dependent Claim 90 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) A plane; and a plurality of field effect transistors, each including-- source and drain regions in said substate, an p-type channel region in said substrate between said source and drain regions, a gate electrode over the channel region, and an insulating layer over the substrate; said gate electrode and said insulating layer positioned to induce compressive stress in said substrate, including said channel region, so that the concentation of p-type majority carriers is reduced.
Claim 5
Dependent Claim 90 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) B plane; and a plurality of field effect transistors, each including-- source and drain regions in said substrate, an n-type channel region in said substrate between said source and drain regions, a gate electrode over the channel region, and an insulating layer over the substrate; said gate electrode and said insulating layer positioned to induce compressive stress in said substrate, including said channel region, so that the concentration of n-type majority carriers is reduced.
Claim 6
Dependent Claim 90 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) B plane; and a plurality of field effect transistors, each including-- source and drain regions in said substrate, an n-type channel region in said substrate between said source and drain regions, a gate electrode over the channel region, and an insulating layer over the substrate; said gate electrode and said insulating layer positioned to induce compressive stress in said substrate, including said channel region, so that the concentration of n-type majority carriers is reduced.
Claim 7
Dependent Claim 89 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) B plane; and a plurality of field effect transistors, each including-- source and drain regions in said substrate, an p-type channel region in said substrate between said source and drain regions, gate electrode over the channel region, and an insulating layer over the substrate; said gate electrode and said insulating layer positioned to induce tensile stress in said substrate, including said channel region, so that the concentration of p-type majority carriers is reduced.
Claim 8
Dependent Claim 89 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) B plane; and a plurality of field effect transistors, each including-- source and drain regions in said substrate, an p-type channel region in said substrate between said source and drain regions, gate electrode over the channel region, and an insulating layer over the substrate; said gate electrode and said insulating layer positioned to induce tensile stress in said substrate, including said channel region, so that the concentration of p-type majority carriers is reduced.
Claim 9
Dependent Claim 186 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) A plane; a first plurality of first field effect transistors including-- first source and drain regions in said substrate, an n-type channel region in said substrate between said first source and drain regions, a first gate electrode over the n-type channel region, and a first insulating layer over said substrate, said first gate electrode and said first insulating layer positioned to induce tensile stress to a first part of said substrate including said n-type channel region so that the concentration of n-type majority carriers is reduced; and a plurality of second field effect transducers including-- second source and drain regions in said substrate, a p-type channel region in said substrate between said second source and drain regions, a second gate electrode over said p-type channel region, and a second insulating layer over said substrate, said second gate electrode and said second insulating layer positioned to induce compressive stress to a second part of said substrate including said p-type channel region so that the concentration of p-type majority carriers is reduced.
Claim 10
Dependent Claim 186 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) A plane; a first plurality of first field effect transistors including-- first source and drain regions in said substrate, an n-type channel region in said substrate between said first source and drain regions, a first gate electrode over the n-type channel region, and a first insulating layer over said substrate, said first gate electrode and said first insulating layer positioned to induce tensile stress to a first part of said substrate including said n-type channel region so that the concentration of n-type majority carriers is reduced; and a plurality of second field effect transducers including-- second source and drain regions in said substrate, a p-type channel region in said substrate between said second source and drain regions, a second gate electrode over said p-type channel region, and a second insulating layer over said substrate, said second gate electrode and said second insulating layer positioned to induce compressive stress to a second part of said substrate including said p-type channel region so that the concentration of p-type majority carriers is reduced.
Claim 11
Dependent Claim 186 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) B plane; a first plurality of first field effect transistors including-- first source and drain regions in said substrate, an n-type channel region in said substrate between said first source and drain regions, a first gate electrode over the n-type channel region, and a first insulating layer over said substrate, said first gate electrode and said first insulating layer positioned to induce compressive stress to a first part of said substrate including said n-type channel region so that the concentration of n-type majority carriers is reduced; and a plurality of second field effect transducers including-- second source and drain regions in said substrate, a p-type channel region in said substrate between said second source and drain regions, a second gate electrode over said p-type channel region, and a second insulating layer over said substrate, said second gate electrode and said second insulating layer positioned to induce tensile stress to a second part of said substrate including said p-type channel region so that the concentration of p-type majority carriers is reduced.
Claim 12
Dependent Claim 186 words
A semiconductor device comprising: a zincblend type compound semiconductor substrate having a surface of a (111) B plane; a first plurality of first field effect transistors including-- first source and drain regions in said substrate, an n-type channel region in said substrate between said first source and drain regions, a first gate electrode over the n-type channel region, and a first insulating layer over said substrate, said first gate electrode and said first insulating layer positioned to induce compressive stress to a first part of said substrate including said n-type channel region so that the concentration of n-type majority carriers is reduced; and a plurality of second field effect transducers including-- second source and drain regions in said substrate, a p-type channel region in said substrate between said second source and drain regions, a second gate electrode over said p-type channel region, and a second insulating layer over said substrate, said second gate electrode and said second insulating layer positioned to induce tensile stress to a second part of said substrate including said p-type channel region so that the concentration of p-type majority carriers is reduced.
Claim 13
Dependent Claim 14 words
A device according to claim 1, wherein said insulation layer is of silicon dioxide.
Claim 14
Dependent Claim 14 words
A device according to claim 2, wherein said insulating layer is of silicon nitride.
Claim 15
Dependent Claim 14 words
A device according to claim 3, wherein said insulating layer is of silicon nitride.
Claim 16
Dependent Claim 14 words
A device according to claim 4, wherein said insulating layer is of silicon dioxide.

References Cited (Backward Citations)

US3612960A Cited
US3603848A Cited
US4268848A Cited
JPS58164269A Cited
JPS5979577A Cited
JPS59165467A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-10-11 1992-04-11 1992-10-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-10-11 1996-04-11 1996-10-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-10-11 2000-04-11 2000-10-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag