← Back to Patent Explorer
US4777516A Expired / Lapsed US ⏱️ 0.0 years remaining

Monolithic integration of light emitting elements and driver electronics

Assignee: Agfa Gevaert NV
•
Filing: 1986-04-10
•
Granted: 1988-10-11
•
Expires: 2006-04-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to the fabrication of modules consisting of a number of light-emitting elements (10) and the associated driver electronics (11) integrated on a common conductive p-type Gallium Arsenide substrate (12). The use of a number of such modules to form in a recording head an uninterrupted row of light-emitting elements is furthermore disclosed.

Inventors

  • 👤 Marc M. Deschler
  • 👤 Meino Heyen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 08:45
CPC Classifications
H; H10; H10H; H10H29/00; H10H29/10

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 279 words
A device comprising a GaAs p-type conductive layer representing a substrate, a number of double heterostructure light-emitting diodes each comprising a first layer of GaAs of p-type, a second layer of a ternary compound of Al x Ga 1-x As of p-type, a third layer of a ternary compound of Al x Ga 1-x As of n-type, a fourth layer of GaAs of n-type, said heterostructures being etched to form a number of mesas on top of said substrate, a SiO 2 -protecting layer grown on top of each mesa, a selectively grown GaAs undoped bufferlayer having a thickness equal to the height of said mesas and covering the surface of said substrate excluding each mesa, a semi-insulating layer formed by the implantation of O + -ions into said bufferlayer, a number of field effect transistor mesas equal to said number of light-emitting diodes, being formed by Si-ion implantation and etching on top of said bufferlayer, SiO 2 -windows etched into said SiO 2 -protecting layer, ohmic bonding contacts on the backside of the substrate and on said SiO 2 -protecting layer close to the edges of said SiO 2 -windows and on both sides of the field effect transistor mesas forming source and drain electrodes, light-emitting diode windows etched in said fourth n-type GaAs-layer of each of said light-emitting diodes, a first metallisation layer forming said bonding contacts and Schottky type contacts forming the gate electrodes of each of said field effect transistors, an insulating and planarising layer that covers said device, contact holes and light-emitting diode windows etched on said insulating and planarising layer, a second metallisation layer interconnecting said light-emitting diodes and said field effect transistors.
Claim 2
Independent Claim 279 words
A device comprising a GaAs p-type conductive layer representing a substrate, a number of double heterostructure light-emitting diodes each comprising a first layer of GaAs of p-type, a second layer of a ternary compound of Al x Ga 1-x As of p-type, a third layer of a ternary compound of Al x Ga 1-x As of n-type, a fourth layer of GaAs of n-type, said heterostructures being etched to form a number of mesas on top of said substrate, a SiO 2 -protecting layer grown on top of each mesa, a selectively grown GaAs undoped bufferlayer having a thickness equal to the height of said mesas and covering the surface of said substrate excluding each mesa, a semi-insulating layer formed by the implantation of O + -ions into said bufferlayer, a number of field effect transistor mesas equal to said number of light-emitting diodes, being formed by Si-ion implantation and etching on top of said bufferlayer, SiO 2 -windows etched into said SiO 2 -protecting layer, ohmic bonding contacts on the backside of the substrate and on said SiO 2 -protecting layer close to the edges of said SiO 2 -windows and on both sides of the field effect transistor mesas forming source and drain electrodes, light-emitting diode windows etched in said fourth n-type GaAs-layer of each of said light-emitting diodes, a first metallisation layer forming said bonding contacts and Schottky type contacts forming the gate electrodes of each of said field effect transistors, an insulating and planarising layer that covers said device, contact holes and light-emitting diode windows etched on said insulating and planarising layer, a second metallisation layer interconnecting said light-emitting diodes and said field effect transistors.
Claim 3
Dependent Claim 321 words
A recording head for linewise recording information upon a photoreceptor being built up by a plurality of recording modules arranged so that an uninterrupted row of light-emitting elements is formed along the length of said recording head, characterized in that each of said modules comprises a GaAs p-type conductive layer representing a substrate, a number of double heterostructure light-emitting diodes each comprising a first layer of GaAs of p-type, a second layer of a ternary compound of Al x Ga 1-x As of p-type, a third layer of a ternary compound of Al x Ga 1-x As of n-type, a fourth layer of GaAs of n-type, said heterostructures being etched to form a number of mesas on top of said substrate, a SiO 2 -protecting layer grown on top of each mesa, a selectively grown GaAs undoped bufferlayer having a thickness equal to the height of said mesas and covering the surface of said substrate excluding each mesa, a semi-insulating layer formed by the implantation of O + -ions into said bufferlayer, a number of field effect transistor mesas equal to said number of light-emitting diodes, being formed by Si-ion implantation and etching on top of said bufferlayer, SiO 2 -windows etched into said SiO 2 -protecting layer, ohmic bonding contacts on the backside of the substrate and on said SiO 2 -protecting layer close to the edges of said SiO 2 -windows and on both sides of the field effect transistor mesas forming source and drain electrodes, light-emitting diode windows etched in said fourth n-type GaAs-layer of each of said light-emitting diodes, a first metallisation layer forming said bonding contacts and Schottky type contacts forming the gatae electrodes of each of said field effect transistors, an insulating and planarising layer that covers said module, contact holes and light-emitting diode windows etched on said insulating and planarising layer, a second metallisation layer interconnecting said light-emitting diodes and said field effect transistors.
Claim 4
Dependent Claim 321 words
A recording head for linewise recording information upon a photoreceptor being built up by a plurality of recording modules arranged so that an uninterrupted row of light-emitting elements is formed along the length of said recording head, characterized in that each of said modules comprises a GaAs p-type conductive layer representing a substrate, a number of double heterostructure light-emitting diodes each comprising a first layer of GaAs of p-type, a second layer of a ternary compound of Al x Ga 1-x As of p-type, a third layer of a ternary compound of Al x Ga 1-x As of n-type, a fourth layer of GaAs of n-type, said heterostructures being etched to form a number of mesas on top of said substrate, a SiO 2 -protecting layer grown on top of each mesa, a selectively grown GaAs undoped bufferlayer having a thickness equal to the height of said mesas and covering the surface of said substrate excluding each mesa, a semi-insulating layer formed by the implantation of O + -ions into said bufferlayer, a number of field effect transistor mesas equal to said number of light-emitting diodes, being formed by Si-ion implantation and etching on top of said bufferlayer, SiO 2 -windows etched into said SiO 2 -protecting layer, ohmic bonding contacts on the backside of the substrate and on said SiO 2 -protecting layer close to the edges of said SiO 2 -windows and on both sides of the field effect transistor mesas forming source and drain electrodes, light-emitting diode windows etched in said fourth n-type GaAs-layer of each of said light-emitting diodes, a first metallisation layer forming said bonding contacts and Schottky type contacts forming the gatae electrodes of each of said field effect transistors, an insulating and planarising layer that covers said module, contact holes and light-emitting diode windows etched on said insulating and planarising layer, a second metallisation layer interconnecting said light-emitting diodes and said field effect transistors.
Claim 5
Dependent Claim 17 words
Device according to claims 1 or 2 wherein said insulating and planarising layer is a polyimide layer.

References Cited (Backward Citations)

US4361887A Cited
JPS5779684A Cited
JPS5954271A Cited
JPS59100577A Cited
US4608696A Cited
US4618878A Cited
US4625223A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-10-11 1992-04-11 1992-10-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-10-11 1996-04-11 1996-10-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-10-11 2000-04-11 2000-10-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag