← Back to Patent Explorer
US4762802A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for preventing latchup in CMOS devices

Assignee: Nokia Bell Labs
•
Filing: 1987-03-02
•
Granted: 1988-08-09
•
Expires: 2007-03-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to a CMOS structure, and method for forming the same, which prevents latchup in MOS devices. The method is directed to the CMOS structure and functions to reduce the lateral resistance of the n-tub, where the presence of a large lateral resistance in the n-tubs of prior art arrangements, has been found to cause latchup. A retrograde n + region is formed at a predetermined location in the n-tub using proton bombardment to increase the n-type donor concentration at this predetermined location in the n-tub and thus significantly reduce the lateral resistance associated with the n-tub. By reducing this resistance, the parasistic SCR action between the two types of bipolar devices will be lessened, since the lower resistance of the n-tub reduces the IR drop associated with the parasitic device located in the n-tub. A beam of hydrogen ions, or doubly ionized helium, is used as the proton source. The n + region bmay be formed subsequent to the formation of the CMOS transistor diffusion regions, thus providing a method of decreasing the n-tub lateral resistance without interfering with the conventional CMOS processing steps.

Inventors

  • 👤 Louis C. Parrillo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 17:24
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/21; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/854; H10P30/202; H10P30/204; H10P34/00; H10P34/40; Y; Y10; Y10S; Y10S148/00; Y10S148/082

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 76 words
A method of preventing latchup in semiconductor devices comprising the steps of (a) providing a semiconductor substrate whose surface includes n-type wells, wherein each well exhibits a predetermined lateral resistance; (b) selectively bombarding the portion of said semiconductor substrate which includes the n-type wells with protons to form n + regions within predetermined lateral portion of said n-type wells, wherein said n + regions reduce the predetermined lateral resistance of said n-type wells to prevent latchup.
Claim 2
Independent Claim 76 words
A method of preventing latchup in semiconductor devices comprising the steps of (a) providing a semiconductor substrate whose surface includes n-type wells, wherein each well exhibits a predetermined lateral resistance; (b) selectively bombarding the portion of said semiconductor substrate which includes the n-type wells with protons to form n + regions within predetermined lateral portion of said n-type wells, wherein said n + regions reduce the predetermined lateral resistance of said n-type wells to prevent latchup.
Claim 3
Dependent Claim 69 words
The method according to claim 1, wherein step (b) further contains the steps of (c) forming a layer of masking material over the surface of the semiconductor substrate; (d) patterning said masking layer with a mask which coincides with the locations of the n-type wells; (e) removing the portion of said masking layer which covers said n-type wells; and (f) directing the proton bombardment at the exposed n-type wells.
Claim 4
Dependent Claim 21 words
The method according to claim 1 wherein hydrogen ions are used as the source of the proton bombardment in step (b).
Claim 5
Dependent Claim 21 words
The method according to claim 1 wherein doubly ionized helium is used as the source of proton bombardment in step (b).
Claim 6
Dependent Claim 28 words
The method according to claim 3 wherein the hydrogen ions comprise a dose of approximately 1×10 15 cm -2 and are implanted with an energy of approximately 150eV.
Claim 7
Independent Claim 76 words
A method of reducing latchup in a twin-tub CMOS structure, the structure comprising a first MOS device formed in a p-type conductivity tub and a second MOS device formed in an n-type conductivity tube contiguous to the p-type conductivity tub, the method comprising the step of: (a) bombarding the n-type conductivity tub with protons of sufficient dosage and energy to create an n + region in the tub below the location of the second MOS device.
Claim 8
Independent Claim 76 words
A method of reducing latchup in a twin-tub CMOS structure, the structure comprising a first MOS device formed in a p-type conductivity tub and a second MOS device formed in an n-type conductivity tube contiguous to the p-type conductivity tub, the method comprising the step of: (a) bombarding the n-type conductivity tub with protons of sufficient dosage and energy to create an n + region in the tub below the location of the second MOS device.
Claim 9
Dependent Claim 14 words
The method of claim 6 wherein hydrogen ions are used as the proton source.
Claim 10
Dependent Claim 14 words
The method of claim 6 wherein doubly-ionized helium is used as the proton source.
Claim 11
Dependent Claim 26 words
The method of claim 7 wherein the hydrogen ions comprise a dosage of 1×10 15 cm -2 and are implanted with an energy of approximately 150eV.

References Cited (Backward Citations)

US4302875A Cited
US4161417A Cited
US4203126A Cited
US4327368A Cited
US4288804A Cited
US4318750A Cited
US4320409A Cited
US4506436A Cited
US4567713A Cited
US4637125A Cited
US4619033A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-08-09 1992-02-08 1992-08-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-08-09 1996-02-08 1996-08-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-08-09 2000-02-08 2000-08-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag