Patent US4443577A successfully refreshed from Google Patents.
Patent US4762382A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4762382A Expired / Lapsed US ⏱️ 0.0 years remaining

Optical interconnect circuit for GaAs optoelectronics and Si VLSI/VHSIC

Assignee: Honeywell Inc
•
Filing: 1987-06-29
•
Granted: 1988-08-09
•
Expires: 2007-06-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This invention discloses an optical interconnect structure for routing and distributing optical signals on silicon chip carriers to realize high-density packaged optical interconnects for discrete GaAs optoelectronic IC's.

Inventors

  • 👤 Anis Husain
  • 👤 Charles T. Sullivan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 10:23
CPC Classifications
G; G02; G02B; G02B6/00; G02B6/10; G02B6/12; G02B6/122; G02B6/125; G02B6/24; G02B6/42; G02B6/43

Claims Analysis

Total Claims: 27
Claim 1
Independent Claim 52 words
An optical waveguide interconnect circuit comprising: an anisotropically-etched flat-bottom channel in a planar surface of a monocrystalline silicon substrate; a uniform thin-film dielectric layer over said planar surface and channel surface; and, a uniform thin-film waveguiding layer over said dielectric layer whereby said waveguiding layer on said flat-bottom operates as a waveguide.
Claim 2
Dependent Claim 52 words
An optical waveguide interconnect circuit comprising: an anisotropically-etched flat-bottom channel in a planar surface of a monocrystalline silicon substrate; a uniform thin-film dielectric layer over said planar surface and channel surface; and, a uniform thin-film waveguiding layer over said dielectric layer whereby said waveguiding layer on said flat-bottom operates as a waveguide.
Claim 3
Dependent Claim 25 words
The invention according to claim 1 in which said anisotropically etched flat-bottom channel has a depth on the order of 10 microns into the substrate.
Claim 4
Dependent Claim 19 words
The invention according to claim 1 in which said dielectric layer is thermally grown or deposited SiO 2 .
Claim 5
Dependent Claim 18 words
The invention according to claim 1 in which said dielectric layer has a thickness range of 1-2 microns.
Claim 6
Dependent Claim 18 words
The invention according to claim 3 in which said dielectric layer has a thickness range of 1-2 microns.
Claim 7
Dependent Claim 36 words
The invention according to claim 1 in which said waveguiding layer is a material selected from the group consisting of Al 2 O 3 , ZnO, Ta 2 O 5 , and mixed oxide glassy films.
Claim 8
Dependent Claim 20 words
The invention according to claim 6 in which said waveguiding layer has a thickness between about 0.25 and 1.0 micron.
Claim 9
Dependent Claim 113 words
An optical waveguide interconnect circuit comprising: a monocrystalline silicon substrate with a first surface having a predetermined orientation with respect to a crystalline structure in the substrate; an anisotropically etched flat-bottomed channel in said substrate, said channel etched into said first surface, said channel etched to a depth on the order of 10 microns; a uniform thin-film dielectric layer over said first surface and channel; and a uniform thin-film waveguiding layer over said dielectric layer of a material selected from the group consisting of Al 2 O 3 , ZnO and Ta 2 O 5 , said waveguiding layer being thinner than the channel depth by a factor of about 10 to 40.
Claim 10
Dependent Claim 113 words
An optical waveguide interconnect circuit comprising: a monocrystalline silicon substrate with a first surface having a predetermined orientation with respect to a crystalline structure in the substrate; an anisotropically etched flat-bottomed channel in said substrate, said channel etched into said first surface, said channel etched to a depth on the order of 10 microns; a uniform thin-film dielectric layer over said first surface and channel; and a uniform thin-film waveguiding layer over said dielectric layer of a material selected from the group consisting of Al 2 O 3 , ZnO and Ta 2 O 5 , said waveguiding layer being thinner than the channel depth by a factor of about 10 to 40.
Claim 11
Dependent Claim 18 words
The invention according to claim 8 in which said substrate is (100) silicon having a (100) major surface.
Claim 12
Dependent Claim 20 words
The invention according to claim 9 said anisotropically etched flat-bottom channels are oriented along said (110) direction or orthogonally thereto.
Claim 13
Dependent Claim 19 words
The invention according to claim 8 in which said dielectric layer is thermally grown or deposited SiO 2 .
Claim 14
Dependent Claim 18 words
The invention according to claim 11 in which said dielectric layer has a thickness range of 1-2 microns.
Claim 15
Dependent Claim 20 words
The invention according to claim 8 in which said waveguiding layer has a thickness between about 0.25 and 1.0 micron.
Claim 16
Dependent Claim 96 words
An optical waveguide interconnect circuit comprising: a single crystalline silicon substrate having a first surface which is selectively anisotropically etched to define an elongated narrow planar surface upon which to fabricate a waveguide; said elongated narrow planar surface being in a plane parallel to and displaced from said first surface as a result of said anisotropic etching; a uniform thin-film dielectric layer over said silicon substrate first surface and planar surface; and, a uniform thin-film waveguiding layer over said dielectric layer, said waveguiding layer lying over the elongated narrow planar surface area operating as a waveguide.
Claim 17
Dependent Claim 96 words
An optical waveguide interconnect circuit comprising: a single crystalline silicon substrate having a first surface which is selectively anisotropically etched to define an elongated narrow planar surface upon which to fabricate a waveguide; said elongated narrow planar surface being in a plane parallel to and displaced from said first surface as a result of said anisotropic etching; a uniform thin-film dielectric layer over said silicon substrate first surface and planar surface; and, a uniform thin-film waveguiding layer over said dielectric layer, said waveguiding layer lying over the elongated narrow planar surface area operating as a waveguide.
Claim 18
Dependent Claim 28 words
An optical waveguide interconnect circuit according to claim 14 in which said elongated narrow planar surface is elevated above said first surface to form an elevated channel waveguide.
Claim 19
Dependent Claim 87 words
An optical waveguide interconnect circuit according to claim 15 which has a thin-film waveguide with an abrupt corner bend, further comprising: said silicon substrate having a (100) planar surface; said elongated narrow planar surface having a first portion thereof aligned along said <110> direction, and having a second orthogonal portion joining said first portion to form said abrupt corner bend, said abrupt corner bend having an inside corner and an outside corner section, said outside corner section comprising a reflective plane at 45° to said <110> direction.
Claim 20
Dependent Claim 28 words
An optical waveguide interconnect circuit according to claim 14 in which said elongated narrow planar surface is depressed below said first surface to form a depressed channel waveguide.
Claim 21
Dependent Claim 87 words
An optical waveguide interconnect circuit according to claim 17 which has a thin-film waveguide with an abrupt corner bend, further comprising: said silicon substrate having a (100) planar surface; said elongated narrow planar surface having a first portion thereof aligned along said <110> direction, and having a second orthogonal portion joining said first portion to form said abrupt corner bend, said abrupt corner bend having an inside corner and an outside corner section, said outside corner section comprising a reflective plane at 45° to said <110> direction.
Claim 22
Dependent Claim 87 words
An optical waveguide interconnect circuit comprising: a monocrystalline silicon substrate having an elongated narrow elevated mesa surface portion in a first plane which defines an elevated waveguide channel to be fabricated, and having a recessed surface portion in a second plane parallel to and recessed below said mesa portion by anisotropic etching; a uniform thin-film dielectric layer over said substrate mesa surface and recessed surface; a uniform thin film waveguiding layer over said dielectric layer, said waveguiding layer over the mesa surface area operating as a waveguide.
Claim 23
Dependent Claim 87 words
An optical waveguide interconnect circuit comprising: a monocrystalline silicon substrate having an elongated narrow elevated mesa surface portion in a first plane which defines an elevated waveguide channel to be fabricated, and having a recessed surface portion in a second plane parallel to and recessed below said mesa portion by anisotropic etching; a uniform thin-film dielectric layer over said substrate mesa surface and recessed surface; a uniform thin film waveguiding layer over said dielectric layer, said waveguiding layer over the mesa surface area operating as a waveguide.
Claim 24
Dependent Claim 27 words
The optical waveguide interconnect circuit according to claim 19 in which said mesa surface is elevated on the order of 10 microns above said recessed surface portion.
Claim 25
Dependent Claim 22 words
The optical waveguide interconnect circuit according to claim 19 in which said dielectric layer has a thickness range of about 1-2 microns.
Claim 26
Dependent Claim 24 words
The optical waveguide interconnect circuit according to claim 20 in which said uniform waveguiding layer has a thickness on the order of 0.25 microns.
Claim 27
Dependent Claim 35 words
The optical waveguide interconnect circuit according to claim 19 in which said waveguiding layer is a material selected from the group consisting of Al 2 O 5 , ZnO and Ta 2 O 5 .

References Cited (Backward Citations)

US3879606A Cited
JPS53114449A Cited
JPS54161350A Cited
US4178197A Cited
US4426440A Cited
JPS59159105A Cited
US4652077A Cited
US4652290A Cited
US4693543A Cited
US4585299A Cited
US4701008A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-08-09 1992-02-08 1992-08-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-08-09 1996-02-08 1996-08-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-08-09 2000-02-08 2000-08-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag