US4745450A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit high voltage protection
Assignee: Zilog Inc
•
Filing: 1986-04-01
•
Granted: 1988-05-17
•
Expires: 2006-04-01
Abstract
Abstract Protection of the thin gate oxide of MOS field effect transistors from irreversible puncture due to undesired high voltages and currents, generated by electrostatic discharge through handling or otherwise, is provided by a two stage circuit that operates to shunt thousands or tens of volts around the protected transistors. A first stage, employing a thick field effect transistor, protects against the very high voltage. A second stage, employing a thin field effect transistor, protects against lower but still excessive voltage. The protection circuit is formed as part of an integrated circuit chip by surrounding the lead bonding pad to which the protected transistors are connected.
Inventors
- 👤 Marc D. Hartranft
- 👤 Keith A. Garrett
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 02:09
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60; H10D89/601; H10D89/811; H03; H03K; H03K17/00; H03K17/08; H03K17/081; H03K17/0812; H03K17/08122
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
333 words
A transistor formed on a substrate of a first conductivity type of an integrated circuit for protecting the circuit from high static discharge voltages that can be introduced through an electrically conductive wire bonding pad formed thereon with a defined perimeter, said transistor comprising: a first elongated diffusion in said substrate having a second conductivity type doping opposite to that of said substrate and having its width entirely under said pad for a first portion of its length, an outside edge of said first diffusion length portion being adjacent to and substantially parallel with a defined segment of the pad perimeter, said first diffusion being electrically connected to said pad and additionally having a second portion of its length extending outside of said pad perimeter to the integrated circuit to be protected against high static discharge voltages, a second elongated diffusion in said substrate having said second conductivity type and having only a portion of its width under said pad along its said defined perimeter segment and electrically insulated therefrom, an inside edge thereof under said pad being substantially parallel with and spaced apart from the outside edge of the first diffusion in order to form a channel in the substrate therebetween along said defined pad perimeter segment, said second diffusion having its width extending from under the pad along its said defined perimeter segment, and an electrically conductive bus layer formed over the portion of the second diffusion width that extends outside of said pad perimeter, said layer being electrically isolated from said pad and having an edge that is parallel with and extends along substantially the entire length of said defined pad perimeter, said conductive layer being electrically connected with said second diffusion and to a common voltage circuit point, whereby a drain and a source of a protective transistor are formed by the first and second diffusions, and a gate is formed by the defined perimeter segment of the pad positioned over the channel between the first and second diffusions.
Claim 2
Dependent Claim
333 words
A transistor formed on a substrate of a first conductivity type of an integrated circuit for protecting the circuit from high static discharge voltages that can be introduced through an electrically conductive wire bonding pad formed thereon with a defined perimeter, said transistor comprising: a first elongated diffusion in said substrate having a second conductivity type doping opposite to that of said substrate and having its width entirely under said pad for a first portion of its length, an outside edge of said first diffusion length portion being adjacent to and substantially parallel with a defined segment of the pad perimeter, said first diffusion being electrically connected to said pad and additionally having a second portion of its length extending outside of said pad perimeter to the integrated circuit to be protected against high static discharge voltages, a second elongated diffusion in said substrate having said second conductivity type and having only a portion of its width under said pad along its said defined perimeter segment and electrically insulated therefrom, an inside edge thereof under said pad being substantially parallel with and spaced apart from the outside edge of the first diffusion in order to form a channel in the substrate therebetween along said defined pad perimeter segment, said second diffusion having its width extending from under the pad along its said defined perimeter segment, and an electrically conductive bus layer formed over the portion of the second diffusion width that extends outside of said pad perimeter, said layer being electrically isolated from said pad and having an edge that is parallel with and extends along substantially the entire length of said defined pad perimeter, said conductive layer being electrically connected with said second diffusion and to a common voltage circuit point, whereby a drain and a source of a protective transistor are formed by the first and second diffusions, and a gate is formed by the defined perimeter segment of the pad positioned over the channel between the first and second diffusions.
Claim 3
Dependent Claim
31 words
The transistor structure according to claim 1 wherein said pad is generally of a rectangular shape, and further wherein its said defined perimeter segment extends substantially along two adjacent sides thereof.
Claim 4
Dependent Claim
23 words
The transistor structure according to claim 1 wherein the bus layer and second diffusion are electrically connected at multiple locations along their lengths.
References Cited (Backward Citations)
US3403270A
Cited
US3395290A
Cited
US3673427A
Cited
US3712995A
Cited
US4061928A
Cited
JPS54136278A
Cited
JPS54159188A
Cited
US4481521A
Cited
JPS5690555A
Cited
EP0055552A2
Cited
US4449158A
Cited
US4527213A
Cited
US4605980A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-05-17 | 1991-11-16 | 1992-05-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-05-17 | 1995-11-16 | 1996-05-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-05-17 | 1999-11-16 | 2000-05-17 | $7700.00 | Window Closed / Lapsed |