Patent US4740719A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4740719A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor integrated circuit device

Assignee: Mitsubishi Electric Corp
•
Filing: 1986-11-07
•
Granted: 1988-04-26
•
Expires: 2006-11-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor integrated circuit device including: a first transistor whose base receives an input signal, and whose collector is connected to a high power supply voltage; a second transistor whose base is conducted to the emitter of said first transistor and whose emitter is connected to a low power supply voltage; a third transistor whose base is connected to the collector of said first transistor, whose collector is connected to said high power supply voltage, and whose emitter is connected to the collector of said second transistor directly or via a load element; and a fourth transistor whose base is connected to the emitter of said third transistor, whose emitter is connected to said low power supply voltage, and from whose collector an output signal of said semiconductor integrated circuit device is taken out.

Inventors

  • 👤 Youichirou Taki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 19:41
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/013; H03K19/0136

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 182 words
A semiconductor integrated circuit device comprising: a first transistor whose base receives an input signal, and whose collector is connected to a high power supply voltage; a second transistor whose base is connected to the emitter of said first transistor and whose emitter is connected to a low power supply voltage; a third transistor whose base is connected to the collector of said first transistor, whose collector is connected to said high power supply voltage, and whose emitter is operatively connected to the collector of said second transistor; a fourth transistor whose base is connected to the emitter of said third transistor, whose emitter is connected to said low power supply voltage, and from whose collector an output signal of said semiconductor integrated circuit device is taken out; and a load element forming the operative interconnection between the emitter of said third transistor and the collector of said second transistor, wherein said load element is a Schottky barrier diode whose anode is connected to the base of said fourth transistor, and whose cathode is connected to the collector of said second transistor.
Claim 2
Dependent Claim 182 words
A semiconductor integrated circuit device comprising: a first transistor whose base receives an input signal, and whose collector is connected to a high power supply voltage; a second transistor whose base is connected to the emitter of said first transistor and whose emitter is connected to a low power supply voltage; a third transistor whose base is connected to the collector of said first transistor, whose collector is connected to said high power supply voltage, and whose emitter is operatively connected to the collector of said second transistor; a fourth transistor whose base is connected to the emitter of said third transistor, whose emitter is connected to said low power supply voltage, and from whose collector an output signal of said semiconductor integrated circuit device is taken out; and a load element forming the operative interconnection between the emitter of said third transistor and the collector of said second transistor, wherein said load element is a Schottky barrier diode whose anode is connected to the base of said fourth transistor, and whose cathode is connected to the collector of said second transistor.

References Cited (Backward Citations)

US3557383A Cited
US3792292A Cited
US3867644A Cited
US4234805A Cited
US4255670A Cited
US4321490A Cited
GB2099252A Cited
DE3231095A1 Cited
US4591741A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-04-26 1991-10-26 1992-04-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-04-26 1995-10-26 1996-04-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-04-26 1999-10-26 2000-04-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag