Patent US4234420A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4724221A Expired / Lapsed US ⏱️ 0.0 years remaining

High-speed, low-power-dissipation integrated circuits

Assignee: US Philips Corp
•
Filing: 1986-07-07
•
Granted: 1988-02-09
•
Expires: 2006-07-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing a semiconductor device having an integrated circuit in an epitaxial layer on a substrate in which the epitaxial layer comprises islands of conductivity type opposite to that of the substrate which are surrounded laterally by a surrounding region of the same conductivity type as the substrate, is disclosed. Both the islands and the surrounding region are formed by diffusion from buried layers through the epitaxial layer. A bipolar transistor is provided in at least one island. The p-n junctions between the islands and the surrounding region are substantially at right angles to the surface. The invention involves a method of manufacturing the device and is of particular importance for realizing very compact and fast circuits with low dissipation consisting of a combination of CMOS bipolar subcircuits.

Inventors

  • 👤 Pieter J. W. Jochems

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 09:19
CPC Classifications
H; H10; H10W; H10W15/00; H10D; H10D84/00; H10D84/40; H10D84/401; H10D84/403; H10W10/00; H10W10/01; H10W10/031; H10W10/30; H10W15/01

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 285 words
A method of making a semiconductor device of the type having an integrated circuit comprising a substrate of a first conductivity type and an epitaxial layer on said substrate and divided into islands of a second opposite conductivity type which are laterally bounded by a surrounding region of the first conductivity type, and a bipolar transistor in at least one island, the surrounding region and the islands being formed by adjoining regions which are diffused from adjacent buried layers of the first and second conductivity types, respectively, through the epitaxial layer, which buried layers are provided in the vicinity of the interface between the substrate and the epitaxial layer and comprise conductivity-determining impurities having substantially the same diffusion rates, p-n junctions being formed between the islands and the surrounding region which are substantially at right angles to the surface of the epitaxial layer throughout their length due to the diffusion of said impurities at substantially the same rate, said method comprising the steps of providing a first dopant determining the second opposite conductivity type in the surface of said substrate via a mask having a plurality of apertures to form island-shaped surface layers of the second conductivity type, providing a second dopant determining the first conductivity type in the whole region between said island-shaped surface layers to form a surface layer of the first conductivity type having a higher doping concentration than the substrate, then epitaxially growing a substantially undoped semiconductor layer on the whole surface and diffusing the surface layers of the first and of the second conductivity type through the whole thickness of the epitaxial layer, and forming said bipolar transistor in at least one of said islands of the second conductivity type.
Claim 2
Independent Claim 285 words
A method of making a semiconductor device of the type having an integrated circuit comprising a substrate of a first conductivity type and an epitaxial layer on said substrate and divided into islands of a second opposite conductivity type which are laterally bounded by a surrounding region of the first conductivity type, and a bipolar transistor in at least one island, the surrounding region and the islands being formed by adjoining regions which are diffused from adjacent buried layers of the first and second conductivity types, respectively, through the epitaxial layer, which buried layers are provided in the vicinity of the interface between the substrate and the epitaxial layer and comprise conductivity-determining impurities having substantially the same diffusion rates, p-n junctions being formed between the islands and the surrounding region which are substantially at right angles to the surface of the epitaxial layer throughout their length due to the diffusion of said impurities at substantially the same rate, said method comprising the steps of providing a first dopant determining the second opposite conductivity type in the surface of said substrate via a mask having a plurality of apertures to form island-shaped surface layers of the second conductivity type, providing a second dopant determining the first conductivity type in the whole region between said island-shaped surface layers to form a surface layer of the first conductivity type having a higher doping concentration than the substrate, then epitaxially growing a substantially undoped semiconductor layer on the whole surface and diffusing the surface layers of the first and of the second conductivity type through the whole thickness of the epitaxial layer, and forming said bipolar transistor in at least one of said islands of the second conductivity type.
Claim 3
Dependent Claim 72 words
A method as claimed in claim 1, further comprising the steps of providing another dopant determining the second conductivity type and having a smaller diffusion constant than that of the first dopant in at least one island using said mask, and forming said bipolar transistor as a vertical bipolar transistor in said at least one island having a buried collector layer, the doping of which is determined substantially by said other dopant.
Claim 4
Dependent Claim 21 words
A method as claimed in claim 2, characterized in that said other dopant is also provided in all the further islands.
Claim 5
Dependent Claim 41 words
A method as claimed in claim 2 or 3, characterized in that the substrate and the epitaxial layer comprise silicon, that the first and the second dopant comprise phosphorus and boron, respectively, and that the other dopant comprises arsenic or antimony.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-02-08 1991-08-10 1992-02-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-02-08 1995-08-10 1996-02-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-02-08 1999-08-10 2000-02-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag