← Back to Patent Explorer
US4661832A Expired / Lapsed US ⏱️ 0.0 years remaining

Total dielectric isolation for integrated circuits

Assignee: International Business Machines Corp
•
Filing: 1986-02-06
•
Granted: 1987-04-28
•
Expires: 2006-02-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A fully isolated dielectric structure for isolating regions of monocrystalline silicon from one another and method for making such structure are described. The structure uses a combination of recessed oxide isolation with pairs of parallel, anisotropic etched trenches which are subsequently oxidized and filled to give complete dielectric isolation for regions of monocrystalline silicon. The anisotropic etching preferably etches a buried N+ sublayer under the mnocrystalline silicon region and then the trench structure is thermally oxidized to consume the remaining N+ layer under the monocrystalline region and to fully isolate the monocrystalline silicon region between pairs of such trenches.

Inventors

  • 👤 John S. Lechaton
  • 👤 Shashi D. Malaviya
  • 👤 Dominic J. Schepis
  • 👤 Gurumakonda R. Srinivasan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 14:02
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/20; H10P50/24; H10P50/242; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0145; H10W10/041; H10W10/10; H10W10/17; H10W10/40

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 192 words
An integrated circuit having semiconductor devices therein which are completely isolated from other semiconductor devices comprising: a silicon semiconductor body composed of a substrate and an epitaxial silicon layer of a predetermined thickness on said substrate; regions of said epitaxial layer are completely isolated from other completely isolated epitaxial layer regions by a combination of recessed oxide isolation regions of a thickness substantially that of said epitaxial layer extending from the surface of said silicon body and fully recessed into said epitaxial layer, insulator filled trenches extending between said recessed oxide isolation regions and from the surface of said silicon body into said body, said trenches being contiguous with said recessed oxide isolation regions and having a depth exceeding the thickness of said epitaxial layer and an oxide layer between said filled trenches and said recessed oxide isolation regions and extending to a depth exceeding said trench depth; said semiconductor devices located in certain of said completely isolated epitaxial layer regions; and means for electrically contacting said semiconductor devices and connecting them with other semiconductor devices in said other completely isolated epitaxial layer regions on said substrate to form said integrated circuit.
Claim 2
Dependent Claim 192 words
An integrated circuit having semiconductor devices therein which are completely isolated from other semiconductor devices comprising: a silicon semiconductor body composed of a substrate and an epitaxial silicon layer of a predetermined thickness on said substrate; regions of said epitaxial layer are completely isolated from other completely isolated epitaxial layer regions by a combination of recessed oxide isolation regions of a thickness substantially that of said epitaxial layer extending from the surface of said silicon body and fully recessed into said epitaxial layer, insulator filled trenches extending between said recessed oxide isolation regions and from the surface of said silicon body into said body, said trenches being contiguous with said recessed oxide isolation regions and having a depth exceeding the thickness of said epitaxial layer and an oxide layer between said filled trenches and said recessed oxide isolation regions and extending to a depth exceeding said trench depth; said semiconductor devices located in certain of said completely isolated epitaxial layer regions; and means for electrically contacting said semiconductor devices and connecting them with other semiconductor devices in said other completely isolated epitaxial layer regions on said substrate to form said integrated circuit.
Claim 3
Dependent Claim 18 words
The integrated circuit of claim 1 wherein said substrate is P type and said epitaxial layer is N-type.
Claim 4
Dependent Claim 49 words
The integrated circuit of claim 2 wherein said semiconductor devices in said certain of said completely isolated epitaxial silicon layer regions are vertical NPN transistors each composed of an N type collector, P type base and N type emitter located within a given completely isolated epitaxial silicon layer region.
Claim 5
Dependent Claim 13 words
The integrated circuit of claim 1 wherein said epitaxial layer is P type.
Claim 6
Dependent Claim 24 words
The integrated circuit of claim 4 wherein said semiconductor devices in said certain of said completely isolated epitaxial layer regions are field effect transistors.
Claim 7
Dependent Claim 31 words
The integrated circuit of claim 1 wherein said recessed oxide isolation is composed of silicon dioxide and said insulator filled trenches are composed of silicon dioxide, silicon nitride and polycrystalline silicon.
Claim 8
Dependent Claim 22 words
The integrated circuit of claim 1 wherein the spacing between the nearest edges of said trenches is between 1 to 4 micrometers.
Claim 9
Dependent Claim 19 words
The integrated circuit of claim 7 wherein the said trenches are between about 1 to 2.5 micrometers in width.
Claim 10
Dependent Claim 134 words
A total dielectrically isolated semiconductor island structure in a semiconductor substrate comprising: a silicon semiconductor substrate; an epitaxial silicon island extending to a depth from a surface portion of said substrate; an insulator-filled trench extending from the surface of said substrate and surrounding said island, said trench having a depth exceeding the depth of the island and enclosing an oxide region directly below said island; a thick oxide isolation region recessed below the surface of said substrate and surrounding said trench, the thickness of said thick oxide exceeding the depth of said island; a relatively thick oxide layer below and contiguous with said oxide region, said trench and said oxide isolation region, whereby said island structure is completely isolated from the remainder of the silicon substrate and suitable for locating a semiconductor device theron.
Claim 11
Dependent Claim 134 words
A total dielectrically isolated semiconductor island structure in a semiconductor substrate comprising: a silicon semiconductor substrate; an epitaxial silicon island extending to a depth from a surface portion of said substrate; an insulator-filled trench extending from the surface of said substrate and surrounding said island, said trench having a depth exceeding the depth of the island and enclosing an oxide region directly below said island; a thick oxide isolation region recessed below the surface of said substrate and surrounding said trench, the thickness of said thick oxide exceeding the depth of said island; a relatively thick oxide layer below and contiguous with said oxide region, said trench and said oxide isolation region, whereby said island structure is completely isolated from the remainder of the silicon substrate and suitable for locating a semiconductor device theron.
Claim 12
Dependent Claim 21 words
The structure as recited in claim 9 wherein said insulator-filled trench is composed of silicon dioxide, silicon nitride and polycrystalline silicon.
Claim 13
Dependent Claim 20 words
The structure as recited in claim 9 wherein said substrate is P type and said silicon island is N type.
Claim 14
Dependent Claim 13 words
The structure as recited in claim 9 wherein said island is P type.

References Cited (Backward Citations)

US3947299A Cited
US3966577A Cited
US4044452A Cited
US4287526A Cited
US4196440A Cited
US4214315A Cited
US4271583A Cited
US4353086A Cited
US4424621A Cited
US4502913A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-04-27 1990-10-27 1991-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-04-27 1994-10-27 1995-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-04-27 1998-10-27 1999-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag