Patent US3483083A successfully refreshed from Google Patents.
Patent US4648941A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4648941A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for forming two MOS structures with different juxtaposed dielectrics and different dopings

Assignee: Thales SA
•
Filing: 1986-02-05
•
Granted: 1987-03-10
•
Expires: 2006-02-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The process of the invention consists in depositing a doped polycrystalline silicon layer on a silica dielectric which isolates it from the substrate. By photolithographic etching zones are defined which are intended to undergo ionic implantation for the buried channel, the zones to be protected being masked by the remaining silicon. A double silica-nitride layer is formed after the substrate has been bared in the implanted regions; Photolithographic etching of the double silica-nitride layer gives access to the first silicon level of a second doped silicon layer. Photoetching of the whole of the two silicons allows different structures to be formed in which for example the transition zone between the two dielectrics is situated under the same gate or else in which for example the transition zone is self aligned with a gate.

Inventors

  • 👤 Pierre Blanchard

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 09:48
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 275 words
A process for forming two MOS structures with different juxtaposed dielectrics and different dopings on a semiconductor substrate, for isolating in different ways the regions of the substrate where the channel is situated on the surface and those where the channel is situated in the mass comprising the steps of forming on a surface of the substrate a first silicon oxide layer then a second silicon nitride layer above the first layer, etching the second silicon nitride layer by photolithography so as to form a first window and define the isolating regions, causing a thick isolating oxide self-aligned with the double oxide and nitride layer to grow inside the window, replacing the double silicon oxide and nitride layer by a third silicon oxide layer forming the first dielectric, depositing a fourth layer of a material formed by doped silicon, etching in the fourth layer a second window for defining a channel region in the mass by means of the mask thus formed, baring the surface of the substrate defined by the second window and by the thick oxide, doping the substrate through the second window, oxidizing then depositing a double silicon dioxide and silicon nitride layer above the doped silicon layer and the bared portion of the sustrate, removing the double silicon dioxide and silicon nitride layer above the fourth doped silicon layer which served as mask for obtaining the second window, and depositing a fifth silicon layer above the fourth doped silicon layer and the remaining double silicon dioxide and silicon nitride layer covering the second window and etching the fifth doped silicon layer as well as the silicon layer for forming a gate.
Claim 2
Dependent Claim 275 words
A process for forming two MOS structures with different juxtaposed dielectrics and different dopings on a semiconductor substrate, for isolating in different ways the regions of the substrate where the channel is situated on the surface and those where the channel is situated in the mass comprising the steps of forming on a surface of the substrate a first silicon oxide layer then a second silicon nitride layer above the first layer, etching the second silicon nitride layer by photolithography so as to form a first window and define the isolating regions, causing a thick isolating oxide self-aligned with the double oxide and nitride layer to grow inside the window, replacing the double silicon oxide and nitride layer by a third silicon oxide layer forming the first dielectric, depositing a fourth layer of a material formed by doped silicon, etching in the fourth layer a second window for defining a channel region in the mass by means of the mask thus formed, baring the surface of the substrate defined by the second window and by the thick oxide, doping the substrate through the second window, oxidizing then depositing a double silicon dioxide and silicon nitride layer above the doped silicon layer and the bared portion of the sustrate, removing the double silicon dioxide and silicon nitride layer above the fourth doped silicon layer which served as mask for obtaining the second window, and depositing a fifth silicon layer above the fourth doped silicon layer and the remaining double silicon dioxide and silicon nitride layer covering the second window and etching the fifth doped silicon layer as well as the silicon layer for forming a gate.
Claim 3
Dependent Claim 45 words
The process as claimed in claim 1, further consisting in etching the fourth and the fifth silicon layers for forming the gate above the transition zone between the third silicon oxide layer and the double silicon dioxide and silicon nitride layer covering the second window.
Claim 4
Dependent Claim 51 words
The process as claimed in claim 1, further consisting in etching the fourth and fifth silicon layers for keeping the self alignment formed by the fourth silicon layer at the transition zone between the third silicon oxide layer and the double silicon dioxide and silicon nitride layer covering the second window.
Claim 5
Dependent Claim 46 words
The process as claimed in claim 1, further consisting in etching the fifth silicon layer and the fourth silicon layer in a zone whose dielectric is formed by a single layer so as to obtain a gate or electrode whose channel is situated on the surface.
Claim 6
Dependent Claim 47 words
The process as claimed in claim 1, further consisting in etching the fifth silicon layer in a zone whose dielectric is formed by the double silicon dioxide and silicon nitride layer so as to obtain a gate or an electrode whose channel is situated in the mass.
Claim 7
Dependent Claim 23 words
The process as claimed in claim 5, wherein the substrate is doped in the mass inside the second window by arsenic or phosphorous.

References Cited (Backward Citations)

US3865652A Cited
US4065847A Cited
US4077112A Cited
US4210689A Cited
US4282647A Cited
JPS55158674A Cited
US4334349A Cited
US4329186A Cited
US4420504A Cited
JPS57204165A Cited
US4543320A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-03-09 1990-09-08 1991-03-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-03-09 1994-09-08 1995-03-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-03-09 1998-09-08 1999-03-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag