Patent US4602965A successfully refreshed from Google Patents.
US4602965A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making FETs in GaAs by dual species implantation of silicon and boron
Assignee: Comsat Corp
•
Filing: 1984-03-13
•
Granted: 1986-07-29
•
Expires: 2004-03-13
Abstract
Abstract A method of preparing an active surface layer on a semi-insulating GaAs substrate comprising the steps of ion implanting a surface layer with silicon to form an n-type active layer and ion implanting a buried diffusion layer beneath the active layer with boron to prevent defects in the substrate from influencing the active region. The method is particularly useful for GaAs MESFETs.
Inventors
- 👤 Philip J. McNally
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 04:53
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/80; H10D30/87; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/206; H10P30/208; H10P30/21; H10P30/28; Y; Y10; Y10S; Y10S148/00; Y10S148/084
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
90 words
A method for preparing GaAs substrates for electronic fabrication, comprising the steps of: implanting silicon atoms into an upper layer of a substrate of semi-insulating GaAs; and implanting electrically inactive atoms into a buried region substantially underlying said upper layer; wherein the concentration of said implanted silicon atoms has a maximum in said upper layer and the concentration of said implanted electrically inactive atoms has a maximum in said buried region and the concentrations of said implanted silicon and electrically inactive atoms are equal at a point between said maxima.
Claim 2
Independent Claim
90 words
A method for preparing GaAs substrates for electronic fabrication, comprising the steps of: implanting silicon atoms into an upper layer of a substrate of semi-insulating GaAs; and implanting electrically inactive atoms into a buried region substantially underlying said upper layer; wherein the concentration of said implanted silicon atoms has a maximum in said upper layer and the concentration of said implanted electrically inactive atoms has a maximum in said buried region and the concentrations of said implanted silicon and electrically inactive atoms are equal at a point between said maxima.
Claim 3
Dependent Claim
33 words
A method for preparing GaAs substrates as recited in claim 1, wherein said electrically inactive atoms are boron atoms and further comprising the step of annealing said substrate implanted with silicon and boron.
Claim 4
Dependent Claim
21 words
A method for preparing GaAs substrates as recited in claim 1, wherein said silicon implantation occurs subsequently to said boron implantation.
Claim 5
Dependent Claim
50 words
A method for preparing GaAs substrates as recited in claim 1, wherein said electrically inactive atom implantation occurs subsequently to said silicon implantation and further comprising a step of annealing said substrate at a temperature between 200° C. and 500° C. between said silicon and electrically inactive atom implanting steps.
Claim 6
Dependent Claim
55 words
A method for preparing GaAs substrates as recited in claim 2 wherein: said silicon implanting step implants approximately 4.2×10 12 silicon atoms per cm 2 with an initial energy of approximately 200 keV; and said boron implanting step implants approximately 7×10 12 boron atoms per cm 2 with an initial energy of approximately 270 keV.
Claim 7
Dependent Claim
44 words
A method for preparing GaAs substrates as recited in claim 2, wherein said boron implantation occurs subsequently to said silicon implantation and further comprising an annealing of said substrate at a temperature between 200° C. and 500° C. between said silicon and boron implantations.
Claim 8
Dependent Claim
32 words
A method for preparing GaAs substrates as recited in claim 6, wherein said annealing comprises a deposition of a cap of Si 3 N 4 over said substrate at an elevated temperature.
References Cited (Backward Citations)
US4154626A
Cited
US4217149A
Cited
US4190850A
Cited
US4193182A
Cited
US4185291A
Cited
US4108686A
Cited
US4350991A
Cited
US4149915A
Cited
US4377030A
Cited
US4469528A
Cited
US4391651A
Cited
US4489480A
Cited
US4505023A
Cited
US4519127A
Cited
US4494995A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-07-28 | 1990-01-27 | 1990-07-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-07-28 | 1994-01-27 | 1994-07-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-07-28 | 1998-01-27 | 1998-07-29 | $7700.00 | Window Closed / Lapsed |