US4528581A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High density CMOS devices with conductively interconnected wells
Assignee: Raytheon Co
•
Filing: 1984-01-09
•
Granted: 1985-07-09
•
Expires: 2004-01-09
Abstract
Abstract A process of fabricating high density CMOS integrated circuits having conductively interconnected wells. The conductive interconnection is provided by a buried conductor formed in combination with channel stops encircling each of the wells and prior to the fabrication of FET active devices at the surface of the wells. The channel stops, as provided by the process, are automatically aligned with and spaced apart from the source and drain regions of their respective FETs.
Inventors
- 👤 William W. Y. Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:02
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/021; H10D; H10D62/00; H10D62/10; H10D62/102; H10D62/112; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0186; H10D84/0191; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
195 words
An integrated circuit structure comprising: (a) a semiconductor substrate of a first conductivity type, said substrate having a major surface including a plurality of first surface regions elevated above a second surface region, said elevated first surface regions being joined to said second surface region by downwardly sloped surfaces; (b) a plurality of separate and spaced apart well regions of a second conductivity type, each underlying and adjacent to a separate said elevated first surface region, the associated downwardly sloped surfaces, and an immediately surrounding portion of said second surface region; (c) a plurality of parasitic channel stops of said second conductivity type, each located within said substrate, adjacent to a portion of said second surface region and a contiguous portion of said downwardly sloped surface encircling a separate said elevated first surface region, a portion of each said parasitic channel stop overlapping a portion of its associated well region; (d) a buried conductor of said second conductivity type located within said substrate and adjacent to said second surface region, said buried conductor extending between and contiguous with a plurality of said parasitic channel stops, whereby a plurality of said well regions are conductively interconnected.
Claim 2
Dependent Claim
195 words
An integrated circuit structure comprising: (a) a semiconductor substrate of a first conductivity type, said substrate having a major surface including a plurality of first surface regions elevated above a second surface region, said elevated first surface regions being joined to said second surface region by downwardly sloped surfaces; (b) a plurality of separate and spaced apart well regions of a second conductivity type, each underlying and adjacent to a separate said elevated first surface region, the associated downwardly sloped surfaces, and an immediately surrounding portion of said second surface region; (c) a plurality of parasitic channel stops of said second conductivity type, each located within said substrate, adjacent to a portion of said second surface region and a contiguous portion of said downwardly sloped surface encircling a separate said elevated first surface region, a portion of each said parasitic channel stop overlapping a portion of its associated well region; (d) a buried conductor of said second conductivity type located within said substrate and adjacent to said second surface region, said buried conductor extending between and contiguous with a plurality of said parasitic channel stops, whereby a plurality of said well regions are conductively interconnected.
Claim 3
Dependent Claim
66 words
The integrated circuit structure of claim 1 further comprising a plurality of paired source and drain regions of said first conductivity type, each said pair being located within a separate said well region, each of said source and drain regions being adjacent to a portion of said elevated first surface region and spaced apart from said parasitic channel stops by interposed portions of said well regions.
Claim 4
Dependent Claim
160 words
An integrated circuit structure comprising: (a) a semiconductor substrate of a first conducitvity type having a major surface; (b) a plurality of separate and spaced apart well regions of a second conductivity type located within said substrate and adjacent to said major surface, the surface area of each of said well regions being sufficient for the fabrication of an insulated gate field effect transistor thereon; (c) a plurality of parasitic channel stops of said second conductivity type located within said substrate and adjacent to said major surface, each said channel stop encircling a separate one of said well regions, the inner margin of each said channel stop overlapping the outer margin of its associated well region; and (d) a buried conductor of said second conductivity type located within said substrate and adjacent said major surface, said buried conductor extending between and contiguous with a plurality of said parasitic channel stops, whereby a plurality of said well regions are conductively interconnected.
Claim 5
Dependent Claim
160 words
An integrated circuit structure comprising: (a) a semiconductor substrate of a first conducitvity type having a major surface; (b) a plurality of separate and spaced apart well regions of a second conductivity type located within said substrate and adjacent to said major surface, the surface area of each of said well regions being sufficient for the fabrication of an insulated gate field effect transistor thereon; (c) a plurality of parasitic channel stops of said second conductivity type located within said substrate and adjacent to said major surface, each said channel stop encircling a separate one of said well regions, the inner margin of each said channel stop overlapping the outer margin of its associated well region; and (d) a buried conductor of said second conductivity type located within said substrate and adjacent said major surface, said buried conductor extending between and contiguous with a plurality of said parasitic channel stops, whereby a plurality of said well regions are conductively interconnected.
Claim 6
Dependent Claim
69 words
The integrated circuit structure of claim 3 further comprising source and drain regions of said first conductivity type located within each said well region and adjacent to said major surface, said source and drain regions being spaced apart from said parasitic channel stops by interposed portions of said well regions, said source and drain regions serving as the source and drain regions of an insulated gate field effect transistor.
References Cited (Backward Citations)
US3986896A
Cited
US4047284A
Cited
US4045250A
Cited
US4110899A
Cited
US4013484A
Cited
US4046606A
Cited
US4313768A
Cited
US4277291A
Cited
US4314857A
Cited
US4306916A
Cited
US4315781A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-07-08 | 1989-01-07 | 1989-07-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-07-08 | 1993-01-07 | 1993-07-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-07-08 | 1997-01-07 | 1997-07-09 | $7700.00 | Window Closed / Lapsed |