Patent US4514647A successfully refreshed from Google Patents.
US4514647A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Chipset synchronization arrangement
Assignee: Nokia Bell Labs
•
Filing: 1983-08-01
•
Granted: 1985-04-30
•
Expires: 2003-08-01
Abstract
Abstract Each chip of a microprocessor chipset is synchronized by an associated controller which adjusts a control signal for controlling the delay of a variable delay circuit during each operating cycle. The controller tailors the control signal for each chip by an op-amp which compares the output of an internal clock in each chip with a reference system clock.
Inventors
- 👤 Masakazu Shoji
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:02
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4217; G06F1/00; G06F1/04; G06F1/10
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
141 words
A circuit arrangement for synchronizing clock pulses in a chipset, said chipset comprising at least first and second integrated circuit chips in each of which a plurality of components is defined, each of said chips including an arrangement of adjustable delay circuits for providing internal clock pulses in response to a system clock signal and including control means for adjusting the delay of said internal clock pulses in response to a control signal, said circuit arrangement comprising at least first control signal generating circuits for generating individual control signals for said first and second chips respectively, each of said control signal generating circuits being responsive to said system clock signal and one of said internal clock pulses from an associated one of said first and second chips for adjusting the delay of said internal clock pulses during a next clock cycle.
Claim 2
Dependent Claim
141 words
A circuit arrangement for synchronizing clock pulses in a chipset, said chipset comprising at least first and second integrated circuit chips in each of which a plurality of components is defined, each of said chips including an arrangement of adjustable delay circuits for providing internal clock pulses in response to a system clock signal and including control means for adjusting the delay of said internal clock pulses in response to a control signal, said circuit arrangement comprising at least first control signal generating circuits for generating individual control signals for said first and second chips respectively, each of said control signal generating circuits being responsive to said system clock signal and one of said internal clock pulses from an associated one of said first and second chips for adjusting the delay of said internal clock pulses during a next clock cycle.
Claim 3
Dependent Claim
56 words
A circuit arrangement in accordance with claim 1 wherein each of said control signal generating circuits includes an op-amp having first and second inputs and an output, first means for applying said internal clock pulse from an associated chip to said first input and second means for applying a system clock pulse to said second input.
Claim 4
Dependent Claim
19 words
A circuit arrangement in accordance with claim 2 wherein said first means comprises an AND circuit and a filter.
Claim 5
Dependent Claim
26 words
A circuit arrangement in accordance with claim 3 wherein a plurality of said control signal generating circuits is defined in a single integrated circuit controller chip.
Claim 6
Dependent Claim
15 words
A circuit arrangement in accordance with claim 4 including a plurality of integrated circuit chips.
Claim 7
Dependent Claim
50 words
A circuit arrangement in accordance with claim 1 wherein said arrangement of adjustable delay circuits includes means for adjusting the leading and trailing edges of clock-in pulses applied thereto in response to first and second internal control signals, respectively, and means for providing said first and second internal control signals.
Claim 8
Dependent Claim
37 words
A circuit arrangement in accordance with claim 6 wherein said circuit arrangement also includes means for adjusting both the leading and trailing edge of a clock-in pulse applied thereto responsive to each of said individual control signals.
Claim 9
Dependent Claim
60 words
A circuit arrangement in accordance with claim 1 wherein said first control signal generating circuits comprise means associated with each of said chips for adjusting leading and trailing edges of a clock-in pulse applied to an associated one of said chips responsive to a system clock signal and one of said internal clock pulses applied thereto from said associated chip.
Claim 10
Dependent Claim
69 words
A circuit arrangement in accordance with claim 1 including a plurality of means each associated with a different one of said chips and receiving an internal clock pulse from said associated chip, each of said plurality of means being operative to adjust the leading and trailing edges of a clock-in pulse applied to an associated one of said chips responsive to said internal clock pulse from said associated chip.
References Cited (Backward Citations)
US3440452A
Cited
US3725793A
Cited
US3778784A
Cited
US3755748A
Cited
US3986046A
Cited
US4122361A
Cited
US4021784A
Cited
US4379974A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-04-29 | 1988-10-29 | 1989-04-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-04-29 | 1992-10-29 | 1993-04-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-04-29 | 1996-10-29 | 1997-04-30 | $7700.00 | Window Closed / Lapsed |