Patent US4513420A successfully refreshed from Google Patents.
US4513420A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Error detecting system
Assignee: NCR Voyix Corp
•
Filing: 1982-11-22
•
Granted: 1985-04-23
•
Expires: 2002-11-22
Abstract
Abstract A method and apparatus for storing data in which the data is checked for an error without requiring the data to include an error correction code. Included in the system is a logic circuit for dividing a data word by a polynomial during the time the data word is being written into the primary memory unit resulting in the generation of a remainder which is stored in an auxiliary memory unit. When reading the data word from the primary memory unit, the data word is again divided by the same polynomial and the remainder compared with the remainder stored in the auxiliary memory unit. If the remainders match, no error was introduced during the storing of the data in the main memory unit. If the remainders do not match, an error is indicated. This system allows a data word to be stored in a main or primary memory unit without requiring the word to include error correction bytes.
Inventors
- 👤 Donald A. Collins
- 👤 Thomas B. O'Hanlan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 21:02
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1012
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
356 words
A computer memory system comprising; a main processor device for receiving a plurality of data words to be stored in memory; a large capacity dynamic random access memory with a refresh cycle for storing a plurality of data words received from said main processor device; a small capacity static random access memory separate from said large capacity memory for storing a plurality of 15 bit error correction codes; battery means connected to said static random access memory for operating said static memory when a system power failure occurs; a control processor connected to said main processor and said large capacity memory for transferring data words between the main processor and the large memory; a dynamic shift register circuit including a plurality of Exclusive OR circuits representing the terms of a polynomial which is divided into a data word shifted into said circuit to generate a multi-bit remainder comprising an error correction code for the data word; a DMA controller connected to said control processor and said shift register circuit for simultaneously loading the same data word being written into and read from said large capacity memory into said shift register circuit enabling said register circuit to generate a first 15 bit error correction code for each data word being written into the large capacity memory and a second error correction code for the same data word when read from the large capacity memory, said first error correction code being stored in said small capacity memory at the same address as the address of its corresponding data word is stored in the large capacity memory; address generating means connected to said large capacity memory and said small capacity memory for generating an address used in storing a data word in said large capacity memory and its corresponding error correcting code in said small capacity memory; and said control processor being further connected to said small capacity memory and said shift register circuit for comparing the first and second error correction codes for each data word stored in said large capacity memory for detecting an error in a data word when the error correction codes do not match.
Claim 2
Dependent Claim
356 words
A computer memory system comprising; a main processor device for receiving a plurality of data words to be stored in memory; a large capacity dynamic random access memory with a refresh cycle for storing a plurality of data words received from said main processor device; a small capacity static random access memory separate from said large capacity memory for storing a plurality of 15 bit error correction codes; battery means connected to said static random access memory for operating said static memory when a system power failure occurs; a control processor connected to said main processor and said large capacity memory for transferring data words between the main processor and the large memory; a dynamic shift register circuit including a plurality of Exclusive OR circuits representing the terms of a polynomial which is divided into a data word shifted into said circuit to generate a multi-bit remainder comprising an error correction code for the data word; a DMA controller connected to said control processor and said shift register circuit for simultaneously loading the same data word being written into and read from said large capacity memory into said shift register circuit enabling said register circuit to generate a first 15 bit error correction code for each data word being written into the large capacity memory and a second error correction code for the same data word when read from the large capacity memory, said first error correction code being stored in said small capacity memory at the same address as the address of its corresponding data word is stored in the large capacity memory; address generating means connected to said large capacity memory and said small capacity memory for generating an address used in storing a data word in said large capacity memory and its corresponding error correcting code in said small capacity memory; and said control processor being further connected to said small capacity memory and said shift register circuit for comparing the first and second error correction codes for each data word stored in said large capacity memory for detecting an error in a data word when the error correction codes do not match.
References Cited (Backward Citations)
US3573728A
Cited
US3794819A
Cited
US3982226A
Cited
US4105999A
Cited
US4320511A
Cited
US4336611A
Cited
US4319356A
Cited
US4317201A
Cited
US4404673A
Cited
US4384353A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-04-22 | 1988-10-22 | 1989-04-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-04-22 | 1992-10-22 | 1993-04-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-04-22 | 1996-10-22 | 1997-04-23 | $7700.00 | Window Closed / Lapsed |