← Back to Patent Explorer
US4507848A Expired / Lapsed US ⏱️ 0.0 years remaining

Control of substrate injection in lateral bipolar transistors

Assignee: National Semiconductor Corp
•
Filing: 1982-11-22
•
Granted: 1985-04-02
•
Expires: 2002-11-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for fabricating a semiconductor structure which reduces substrate current injection from lateral bipolar transistors. A buried layer of a first conductivity type is formed in a semiconductor substrate of opposite conductivity. An epitaxial layer of the first conductivity type is formed such that at least a portion of the epitaxial layer overlies the buried layer. Isolation oxide regions are formed in a epitaxial layer. The isolation oxide regions extend to the substrate to define an island of electrically isolated epitaxial material. A selected impurity of the first conductivity type is introduced into that portion of the epitaxial layer beneath the to-be-formed lateral transistor. The lateral transistor is formed in the epitaxial layer.

Inventors

  • 👤 Peter R. Smith

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 12:09
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/65; H10D10/00; H10D10/60; H10W; H10W15/00; H10W15/01

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 140 words
A method for fabricating a semiconductor structure which reduces vertical current injection from lateral bipolar transistors formed in said structure, said method comprising: (a) forming a buried layer of a first conductivity type in a selected region of a semiconductor substrate of a second conductivity type, the second conductivity type being opposite the first conductivity type, (b) forming an epitaxial layer of the first conductivity type such that at least a portion of the epitaxial layer overlies the buried layer, (c) forming isolation oxide regions in said epitaxial layer which regions extend to the substrate to define an electrically isolated island of epitaxial material, (d) introducing a selected impurity of the first conductivity type into substantially the entire portion of the epitaxial layer beneath a to-be-formed lateral bipolar transistor, and (e) forming the lateral bipolar transistor in the epitaxial layer.
Claim 2
Independent Claim 140 words
A method for fabricating a semiconductor structure which reduces vertical current injection from lateral bipolar transistors formed in said structure, said method comprising: (a) forming a buried layer of a first conductivity type in a selected region of a semiconductor substrate of a second conductivity type, the second conductivity type being opposite the first conductivity type, (b) forming an epitaxial layer of the first conductivity type such that at least a portion of the epitaxial layer overlies the buried layer, (c) forming isolation oxide regions in said epitaxial layer which regions extend to the substrate to define an electrically isolated island of epitaxial material, (d) introducing a selected impurity of the first conductivity type into substantially the entire portion of the epitaxial layer beneath a to-be-formed lateral bipolar transistor, and (e) forming the lateral bipolar transistor in the epitaxial layer.
Claim 3
Dependent Claim 14 words
The method of claim 1 wherein the lateral bipolar transistor is a discrete device.
Claim 4
Dependent Claim 14 words
The method of claim 1 wherein the lateral bipolar transistor is a PNP transistor.
Claim 5
Dependent Claim 11 words
The method of claim 3 wherein the selected impurity is phosphorous.
Claim 6
Dependent Claim 24 words
The method of claim 4 wherein the phosphorous is implanted at about 380 KeV to a dose of about 5×10 13 cm -2 .
Claim 7
Independent Claim 181 words
A method for fabricating a semiconductor structure which reduces vertical current injection from a lateral bipolar transistor formed as part of a merged device in said structure, said method comprising: (a) forming a buried layer of a first conductivity type over a selected region of a semiconductor substrate of a second conductivity type, the second conductivity type being opposite the first conductivity type, (b) forming an epitaxial layer of the first conductivity type such that at least a portion of the epitaxial layer overlies the buried layer, (c) forming oxide isolation regions in said epitaxial layer which regions extend to the substrate to define an electrically isolated island of epitaxial material, (d) forming a mask over the surface of the semiconductor structure, the mask being patterned to expose that portion of the epitaxial layer wherein the lateral bipolar transistor of the merged device will be formed, (e) introducing a selected impurity of the first conductivity type into substantially the entire portion of the epitaxial layer beneath the to-be-formed lateral bipolar transistor, and (f) forming the merged device in the epitaxial layer.
Claim 8
Independent Claim 181 words
A method for fabricating a semiconductor structure which reduces vertical current injection from a lateral bipolar transistor formed as part of a merged device in said structure, said method comprising: (a) forming a buried layer of a first conductivity type over a selected region of a semiconductor substrate of a second conductivity type, the second conductivity type being opposite the first conductivity type, (b) forming an epitaxial layer of the first conductivity type such that at least a portion of the epitaxial layer overlies the buried layer, (c) forming oxide isolation regions in said epitaxial layer which regions extend to the substrate to define an electrically isolated island of epitaxial material, (d) forming a mask over the surface of the semiconductor structure, the mask being patterned to expose that portion of the epitaxial layer wherein the lateral bipolar transistor of the merged device will be formed, (e) introducing a selected impurity of the first conductivity type into substantially the entire portion of the epitaxial layer beneath the to-be-formed lateral bipolar transistor, and (f) forming the merged device in the epitaxial layer.
Claim 9
Dependent Claim 19 words
The method of claim 6 wherein the merged device comprises a lateral PNP transistor and a vertical NPN transistor.
Claim 10
Dependent Claim 11 words
The method of claim 7 wherein the selected impurity is phosphorous.
Claim 11
Dependent Claim 24 words
The method of claim 8 wherein the phosphorous is implanted at about 380 KeV to a dose of about 5×10 13 cm -2 .

References Cited (Backward Citations)

US3383567A Cited
US3648125A Cited
US4082571A Cited
US4045251A Cited
US4025364A Cited
US4167425A Cited
US4144098A Cited
US4199378A Cited
US4320411A Cited
US4231057A Cited
US4259680A Cited
US4398338A Cited
US4433471A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-04-01 1988-10-01 1989-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-04-01 1992-10-01 1993-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-04-01 1996-10-01 1997-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag