Merged-transistor switch with extra P-type region

Claim 2

A merged-transistor switch of the kind including a P-type silicon substrate (46) having an N-type epitaxial pocket (41), a double-diffused-vertical NPN transistor (40) formed in said epitaxial pocket (41) which serves as the NPN transistor collector, and including in said epitaxial pocket (41) an input P-MOS transistor (49) comprised of a P-type source region (50) formed in said epitaxial pocket (41) adjacent and spaced from a portion of the P-type base region (42) of said NPN transistor (40), and a metal gate (52) over the gap between said P-type source region (50) and base region (42), said NPN base region (42) serving as the drain of said P-MOS transistor (49), wherein the improvement comprises: a third P-type region (68) formed in said epitaxial pocket (41) adjacent and spaced from another portion of said P-type base region (42) to form a lateral PNP transistor (64) therewith, in said N-type epitaxial pocket (41) and one metal layer (58) contacting both the emitter of said NPN transistor (40) and said third P-type region (68).

Claim 3

The merged-transistors switch of claim 1 wherein said one metal layer overlies but is spaced from the surface of said epitaxial pocket by a layer of silicon dioxide, said metal layer and a thinned portion of said oxide layer extending over the gap between said P-type base region and said third P-type region to additionally become an MOS gate and form a second P-MOS transistor.

Claim 4

The merged-transistors switch of claim 1 additionally comprising a fourth P-type region adjacent and spaced from yet another portion of said P-type base region to form another PNP transistor in said pocket, said metal layer extending over and contacting said another P-type region.

Claim 5

The merged transistors switch of claim 3 wherein said metal layer overlies but is spaced from the surface of said epitaxial pocket by a layer of silicon dioxide, said metal layer and a thinned portion of said oxide layer extending over the gap between said P-type base region and said yet another P-type region to form another gate and thus form a third P-MOS transistor.

Claim 6

The merged-transistors switch of claim 1 additionally comprising at least another N-type emitter region in said P-type base region, said metal layer contacting said at least another emitter region.

Claim 7

The merged-transistors switch of claim 5 additionally comprising a low conductivity P-type region in said P-type base region positioned between each adjacent pair of said emitter regions to provide a base-current-ballasting resistive network, a more even and stable distribution of current in said base region.

Claim 8

A merged-transistor switch comprising: (a) a P-type silicon substrate; (b) an electrically isolated epitaxial silicon pocket of N-type formed in said substrate; (c) a silicon dioxide layer overlying the surface of said pocket; (d) a vertical NPN transistor, wherein said epitaxial pocket serves as the collector, and having a P-type base region formed in said epitaxial pocket and at least one emitter region of N-type formed in said base region; (e) a second P-type region in said epitaxial pocket adjacent but spaced from a portion of the edge of said NPN-base region; (f) a first metal gate overlying and spaced from the surface of said epitaxial pocket by said silicon dioxide layer, said metal layer and a thinned portion of said oxide layer extending over the gap between said second P-type region and said P-type-NPN-base region, to form a first P-MOS transistor; (g) a third P-type region in said epitaxial pocket adjacent but spaced from another edge portion of said NPN-base region; and (h) a metal film contacting said P-type base region of said NPN transistor and said third P-type region forming a PNP transistor having an emitter connected electrically via said metal film to said N-type emitter region of said NPN transistor.

Claim 9

A merged-transistor switch comprising: (a) a P-type silicon substrate; (b) an electrically isolated epitaxial silicon pocket of N-type formed in said substrate; (c) a silicon dioxide layer overlying the surface of said pocket; (d) a vertical NPN transistor, wherein said epitaxial pocket serves as the collector, and having a P-type base region formed in said epitaxial pocket and at least one emitter region of N-type formed in said base region; (e) a second P-type region in said epitaxial pocket adjacent but spaced from a portion of the edge of said NPN-base region; (f) a first metal gate overlying and spaced from the surface of said epitaxial pocket by said silicon dioxide layer, said metal layer and a thinned portion of said oxide layer extending over the gap between said second P-type region and said P-type-NPN-base region, to form a first P-MOS transistor; (g) a third P-type region in said epitaxial pocket adjacent but spaced from another edge portion of said NPN-base region; and (h) a metal film contacting said P-type base region of said NPN transistor and said third P-type region forming a PNP transistor having an emitter connected electrically via said metal film to said N-type emitter region of said NPN transistor.

Claim 10

The merged transistor switch of claim 7 wherein said metal film overlies and is spaced from said epitaxial surface by said silicon dioxide layer, said metal film and a thinned portion of said oxide layer extending over the gap between said third P-type region and said NPN-base region forming a second P-MOS transistor having a source and drain consisting of said third and base P-type regions, respectively.

Claim 11

The merged-transistor switch of claim 7 additionally comprising a low-conductivity buried layer of N-type at the interface of said substrate and said epitaxial pocket, and a high conductivity annular wall extending to said buried layer and enclosing said merged NPN, first P-MOS and PNP transistors.

Claim 12

A plurality of merged-transistor switches as in claim 9 sharing said epitaxial pocket and being electrically connected in parallel with each other.